

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	1805
Number of Logic Elements/Cells	42959
Total RAM Bits	3517440
Number of I/O	252
Number of Gates	-
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	572-BGA, FCBGA
Supplier Device Package	572-FBGA, FC (25x25)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/ep2agx45df25c4n">https://www.e-xfl.com/product-detail/intel/ep2agx45df25c4n</a>

**Table 1-11. OCT With and Without Calibration Specification for Arria II GX Device I/Os (Note 1) (Part 2 of 2)**

Symbol	Description	Conditions (V)	Calibration Accuracy		Unit
			Commercial	Industrial	
50-Ω R <sub>S</sub> 3.0, 2.5, 1.8, 1.5, 1.2	50-Ω series OCT with calibration	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	± 10	± 10	%
100-Ω R <sub>D</sub> 2.5	100-Ω differential OCT without calibration	V <sub>CCIO</sub> = 2.5	± 30	± 30	%

**Note to Table 1-11:**

(1) OCT with calibration accuracy is valid at the time of calibration only.

Table 1-12 lists the OCT termination calibration accuracy specifications for Arria II GZ devices.

**Table 1-12. OCT with Calibration Accuracy Specifications for Arria II GZ Devices (Note 1)**

Symbol	Description	Conditions (V)	Calibration Accuracy			Unit
			C2	C3,I3	C4,I4	
25-Ω R <sub>S</sub> 3.0, 2.5, 1.8, 1.5, 1.2 (2)	25-Ω series OCT with calibration	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	± 8	± 8	± 8	%
50-Ω R <sub>S</sub> 3.0, 2.5, 1.8, 1.5, 1.2	50-Ω internal series OCT with calibration	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	± 8	± 8	± 8	%
50-Ω R <sub>T</sub> 2.5, 1.8, 1.5, 1.2	50-Ω internal parallel OCT with calibration	V <sub>CCIO</sub> = 2.5, 1.8, 1.5, 1.2	± 10	± 10	± 10	%
20-Ω, 40-Ω, and 60-Ω R <sub>S</sub> 3.0, 2.5, 1.8, 1.5, 1.2 (3)	20-Ω, 40-Ω and 60-Ω R <sub>S</sub> expanded range for internal series OCT with calibration	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	± 10	± 10	± 10	%
25-Ω R <sub>S_left_shift</sub> 3.0, 2.5, 1.8, 1.5, 1.2	25-Ω R <sub>S_left_shift</sub> internal left shift series OCT with calibration	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	± 10	± 10	± 10	%

**Notes to Table 1-12:**

- (1) OCT calibration accuracy is valid at the time of calibration only.
- (2) 25-Ω R<sub>S</sub> is not supported for 1.5 V and 1.2 V in Row I/O.
- (3) 20-Ω R<sub>S</sub> is not supported for 1.5 V and 1.2 V in Row I/O.

Table 1-17 lists the pin capacitance for Arria II GZ devices.

**Table 1-17. Pin Capacitance for Arria II GZ Devices**

Symbol	Description	Typical	Unit
$C_{IOTB}$	Input capacitance on the top and bottom I/O pins	4	pF
$C_{IOLR}$	Input capacitance on the left and right I/O pins	4	pF
$C_{CLKTB}$	Input capacitance on the top and bottom non-dedicated clock input pins	4	pF
$C_{CLKLR}$	Input capacitance on the left and right non-dedicated clock input pins	4	pF
$C_{OUTFB}$	Input capacitance on the dual-purpose clock output and feedback pins	5	pF
$C_{CLK1}$ , $C_{CLK3}$ , $C_{CLK8}$ , and $C_{CLK10}$	Input capacitance for dedicated clock input pins	2	pF

### Internal Weak Pull-Up and Weak Pull-Down Resistors

Table 1-18 lists the weak pull-up and pull-down resistor values for Arria II GX devices.

**Table 1-18. Internal Weak Pull-up and Weak Pull-Down Resistors for Arria II GX Devices (Note 1)**

Symbol	Description	Conditions	Min	Typ	Max	Unit
$R_{PU}$	Value of I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled.	$V_{CCIO} = 3.3\text{ V} \pm 5\%$ (2)	7	25	41	k $\Omega$
		$V_{CCIO} = 3.0\text{ V} \pm 5\%$ (2)	7	28	47	k $\Omega$
		$V_{CCIO} = 2.5\text{ V} \pm 5\%$ (2)	8	35	61	k $\Omega$
		$V_{CCIO} = 1.8\text{ V} \pm 5\%$ (2)	10	57	108	k $\Omega$
		$V_{CCIO} = 1.5\text{ V} \pm 5\%$ (2)	13	82	163	k $\Omega$
$R_{PD}$	Value of TCK pin pull-down resistor	$V_{CCIO} = 3.3\text{ V} \pm 5\%$	6	19	29	k $\Omega$
		$V_{CCIO} = 3.0\text{ V} \pm 5\%$	6	22	32	k $\Omega$
		$V_{CCIO} = 2.5\text{ V} \pm 5\%$	6	25	42	k $\Omega$
		$V_{CCIO} = 1.8\text{ V} \pm 5\%$	7	35	70	k $\Omega$
		$V_{CCIO} = 1.5\text{ V} \pm 5\%$	8	50	112	k $\Omega$

**Notes to Table 1-18:**

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

## I/O Standard Specifications

Table 1–22 through Table 1–35 list input voltage ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by the Arria II device family. They also show the Arria II device family I/O standard specifications.  $V_{OL}$  and  $V_{OH}$  values are valid at the corresponding  $I_{OH}$  and  $I_{OL}$ , respectively.

 For an explanation of terms used in Table 1–22 through Table 1–35, refer to “Glossary” on page 1–74.

Table 1–22 lists the single-ended I/O standards for Arria II GX devices.

**Table 1–22. Single-Ended I/O Standards for Arria II GX Devices**

I/O Standard	$V_{CCIO}$ (V)			$V_{IL}$ (V)		$V_{IH}$ (V)		$V_{OL}$ (V)	$V_{OH}$ (V)	$I_{OL}$ (mA)	$I_{OH}$ (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
3.3 V LVTTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3 V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	$V_{CCIO} - 0.2$	2	-2
3.0 V LVTTTL	2.85	3	3.15	-0.3	0.8	1.7	$V_{CCIO} + 0.3$	0.45	2.4	4	-4
3.0 V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	$V_{CCIO} + 0.3$	0.2	$V_{CCIO} - 0.2$	0.1	-0.1
2.5 V LVCMOS	2.375	2.5	2.625	-0.3	0.7	1.7	$V_{CCIO} + 0.3$	0.4	2	1	-1
1.8 V LVCMOS	1.71	1.8	1.89	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	0.45	$V_{CCIO} - 0.45$	2	-2
1.5 V LVCMOS	1.425	1.5	1.575	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2
1.2 V LVCMOS	1.14	1.2	1.26	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2
3.0-V PCI	2.85	3	3.15	—	$0.3 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	—	$0.35 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	1.5	-0.5

Table 1–23 lists the single-ended I/O standards for Arria II GZ devices.

**Table 1–23. Single-Ended I/O Standards for Arria II GZ Devices (Part 1 of 2)**

I/O Standard	$V_{CCIO}$ (V)			$V_{IL}$ (V)		$V_{IH}$ (V)		$V_{OL}$ (V)	$V_{OH}$ (V)	$I_{OL}$ (mA)	$I_{OH}$ (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
LVTTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	$V_{CCIO} - 0.2$	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	0.45	$V_{CCIO} - 0.45$	2	-2
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2

## Switching Characteristics

This section provides performance characteristics of the Arria II GX and GZ core and periphery blocks for commercial grade devices. The following tables are considered final and are based on actual silicon characterization and testing. These numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions.

### Transceiver Performance Specifications

Table 1–34 lists the Arria II GX transceiver specifications.

**Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 1 of 7)**

Symbol/ Description	Condition	I3			C4			C5 and I5			C6			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>Reference Clock</b>														
Supported I/O Standards	1.2-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS, and HCSL													
Input frequency from REFCLK input pins	—	50	—	622.08	50	—	622.08	50	—	622.08	50	—	622.08	MHz
Input frequency from PLD input	—	50	—	200	50	—	200	50	—	200	50	—	200	MHz
Absolute $V_{MAX}$ for a REFCLK pin	—	—	—	2.2	—	—	2.2	—	—	2.2	—	—	2.2	V
Absolute $V_{MIN}$ for a REFCLK pin	—	-0.3	—	—	-0.3	—	—	-0.3	—	—	-0.3	—	—	V
Rise/fall time (2)	—	—	—	0.2	—	—	0.2	—	—	0.2	—	—	0.2	UI
Duty cycle	—	45	—	55	45	—	55	45	—	55	45	—	55	%
Peak-to-peak differential input voltage	—	200	—	2000	200	—	2000	200	—	2000	200	—	2000	mV
Spread-spectrum modulating clock frequency	PCIe	30	—	33	30	—	33	30	—	33	30	—	33	kHz

**Table 1-35. Transceiver Specifications for Arria II GZ Devices (Part 2 of 5)**

Symbol/ Description	Conditions	-C3 and -I3 (1)			-C4 and -I4			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>Transceiver Clocks</b>								
Calibration block clock frequency (cal_blk_clk)	—	10	—	125	10	—	125	MHz
fixedclk clock frequency	PCIe Receiver Detect	—	125	—	—	125	—	MHz
reconfig_clk clock frequency	Dynamic reconfiguration clock frequency	2.5/ 37.5 (4)	—	50	2.5/ 37.5 (4)	—	50	MHz
Delta time between reconfig_clks (5)	—	—	—	2	—	—	2	ms
Transceiver block minimum power-down (gxb_powerdown) pulse width	—	1	—	—	1	—	—	μs
<b>Receiver</b>								
Supported I/O Standards	1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS							
Data rate (16)	—	600	—	6375	600	—	3750	Mbps
Absolute V <sub>MAX</sub> for a receiver pin (6)	—	—	—	1.6	—	—	1.6	V
Operational V <sub>MAX</sub> for a receiver pin	—	—	—	1.5	—	—	1.5	V
Absolute V <sub>MIN</sub> for a receiver pin	—	-0.4	—	—	-0.4	—	—	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration	—	—	—	1.6	—	—	1.6	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration	V <sub>ICM</sub> = 0.82 V setting	—	—	2.7	—	—	2.7	V
	V <sub>ICM</sub> = 1.1 V setting (7)	—	—	1.6	—	—	1.6	V
Minimum differential eye opening at receiver serial input pins (8)	Data Rate = 600 Mbps to 5 Gbps Equalization = 0 DC gain = 0 dB	100	—	—	165	—	—	mV
	Data Rate > 5 Gbps Equalization = 0 DC gain = 0 dB	165	—	—	165	—	—	mV
V <sub>ICM</sub>	V <sub>ICM</sub> = 0.82 V setting	820 ± 10%			820 ± 10%			mV
	V <sub>ICM</sub> = 1.1 V setting (7)	1100 ± 10%			1100 ± 10%			mV

Table 1-37 lists the typical  $V_{OD}$  for TX term that equals  $100\ \Omega$  for Arria II GX and GZ devices.

**Table 1-37. Typical  $V_{OD}$  Setting, TX Termination =  $100\ \Omega$  for Arria II Devices**

Quartus II Setting	$V_{OD}$ Setting (mV)
1	400
2	600
3 (Arria II GZ)	700
4	800
5	900
6	1000
7	1200

Table 1-38 lists the typical transmitter pre-emphasis levels in dB for the first post tap under the following conditions: low-frequency data pattern (five 1s and five 0s) at 6.375 Gbps. The levels listed in Table 1-38 are a representation of possible pre-emphasis levels under these specified conditions only, the pre-emphasis levels may change with data pattern and data rate.

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Arria II GX HSSI HSPICE models.

**Table 1-38. Transmitter Pre-Emphasis Levels for Arria II GX Devices**

Arria II GX (Quartus II Software) First Post Tap Setting	Arria II GX (Quartus II Software) VOD Setting						
	1	2	4	5	6	7	Unit
0 (off)	0	0	0	0	0	0	—
1	0.7	0	0	0	0	0	dB
2	2.7	1.2	0.3	0	0	0	dB
3	4.9	2.4	1.2	0.8	0.5	0.2	dB
4	7.5	3.8	2.1	1.6	1.2	0.6	dB
5	—	5.3	3.1	2.4	1.8	1.1	dB
6	—	7	4.3	3.3	2.7	1.7	dB

Table 1-39 lists typical transmitter pre-emphasis levels for Arria II GZ devices (in dB) for the first post tap under the following conditions (low-frequency data pattern [five 1s and five 0s] at 6.25 Gbps). The levels listed in Table 1-39 are a representation of possible pre-emphasis levels under the specified conditions only and that the pre-emphasis levels may change with data pattern and data rate.

 To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the [Arria II HSSI HSPICE](#) models.

**Table 1-39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 1 of 2)**

Pre-Emphasis 1st Post-Tap Setting	V <sub>DD</sub> Setting							
	0	1	2	3	4	5	6	7
0	0	0	0	0	0	0	0	0
1	N/A	0.7	0	0	0	0	0	0
2	N/A	1	0.3	0	0	0	0	0
3	N/A	1.5	0.6	0	0	0	0	0
4	N/A	2	0.7	0.3	0	0	0	0
5	N/A	2.7	1.2	0.5	0.3	0	0	0
6	N/A	3.1	1.3	0.8	0.5	0.2	0	0
7	N/A	3.7	1.8	1.1	0.7	0.4	0.2	0
8	N/A	4.2	2.1	1.3	0.9	0.6	0.3	0
9	N/A	4.9	2.4	1.6	1.2	0.8	0.5	0.2
10	N/A	5.4	2.8	1.9	1.4	1	0.7	0.3
11	N/A	6	3.2	2.2	1.7	1.2	0.9	0.4
12	N/A	6.8	3.5	2.6	1.9	1.4	1.1	0.6
13	N/A	7.5	3.8	2.8	2.1	1.6	1.2	0.6
14	N/A	8.1	4.2	3.1	2.3	1.7	1.3	0.7
15	N/A	8.8	4.5	3.4	2.6	1.9	1.5	0.8
16	N/A	N/A	4.9	3.7	2.9	2.2	1.7	0.9
17	N/A	N/A	5.3	4	3.1	2.4	1.8	1.1
18	N/A	N/A	5.7	4.4	3.4	2.6	2	1.2
19	N/A	N/A	6.1	4.7	3.6	2.8	2.2	1.4
20	N/A	N/A	6.6	5.1	4	3.1	2.4	1.5
21	N/A	N/A	7	5.4	4.3	3.3	2.7	1.7
22	N/A	N/A	8	6.1	4.8	3.8	3	2
23	N/A	N/A	9	6.8	5.4	4.3	3.4	2.3
24	N/A	N/A	10	7.6	6	4.8	3.9	2.6
25	N/A	N/A	11.4	8.4	6.8	5.4	4.4	3
26	N/A	N/A	12.6	9.4	7.4	5.9	4.9	3.3
27	N/A	N/A	N/A	10.3	8.1	6.4	5.3	3.6
28	N/A	N/A	N/A	11.3	8.8	7.1	5.8	4

**Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 2 of 2)**

Pre-Emphasis 1st Post-Tap Setting	V <sub>00</sub> Setting							
	0	1	2	3	4	5	6	7
29	N/A	N/A	N/A	12.5	9.6	7.7	6.3	4.3
30	N/A	N/A	N/A	N/A	11.4	9	7.4	N/A
31	N/A	N/A	N/A	N/A	12.9	10	8.2	N/A

Table 1–40 lists the transceiver jitter specifications for all supported protocols for Arria II GX devices.

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 1 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
<b>SONET/SDH Transmit Jitter Generation (2)</b>														
Peak-to-peak jitter at 622.08 Mbps	Pattern = PRBS15	—	—	0.1	—	—	0.1	—	—	0.1	—	—	0.1	UI
RMS jitter at 622.08 Mbps	Pattern = PRBS15	—	—	0.01	—	—	0.01	—	—	0.01	—	—	0.01	UI
Peak-to-peak jitter at 2488.32 Mbps	Pattern = PRBS15	—	—	0.1	—	—	0.1	—	—	0.1	—	—	0.1	UI
RMS jitter at 2488.32 Mbps	Pattern = PRBS15	—	—	0.01	—	—	0.01	—	—	0.01	—	—	0.01	UI
<b>SONET/SDH Receiver Jitter Tolerance (2)</b>														
Jitter tolerance at 622.08 Mbps	Jitter frequency = 0.03 KHz Pattern = PRBS15	> 15			> 15			> 15			> 15			UI
	Jitter frequency = 25 KHZ Pattern = PRBS15	> 1.5			> 1.5			> 1.5			> 1.5			UI
	Jitter frequency = 250 KHz Pattern = PRBS15	> 0.15			> 0.15			> 0.15			> 0.15			UI

**Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 4 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Total jitter (peak-to-peak)	Pattern = CRPAT	—	—	0.27 9	—	—	0.279	—	—	0.279	—	—	0.279	UI
<b>GIGE Receiver Jitter Tolerance (6)</b>														
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT	> 0.4			> 0.4			> 0.4			> 0.4			UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT	> 0.66			> 0.66			> 0.66			> 0.66			UI
<b>HiGig Transmit Jitter Generation (7)</b>														
Deterministic jitter (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	—	—	—	—	UI
Total jitter (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	—	—	—	—	UI
<b>HiGig Receiver Jitter Tolerance (7)</b>														
Deterministic jitter tolerance (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT	> 0.37			> 0.37			—	—	—	—	—	—	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT	> 0.65			> 0.65			—	—	—	—	—	—	UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter frequency = 22.1 KHz Data rate = 3.75 Gbps Pattern = CJPAT	> 8.5			> 8.5			—	—	—	—	—	—	UI
	Jitter frequency = 1.875MHz Data rate = 3.75 Gbps Pattern = CJPAT	> 0.1			> 0.1			—	—	—	—	—	—	UI
	Jitter frequency = 20 MHz Data rate = 3.75 Gbps Pattern = CJPAT	> 0.1			> 0.1			—	—	—	—	—	—	UI

**Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 6 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
Sinusoidal jitter tolerance (peak-to-peak)	Jitter frequency = 20 KHz Data rate = 1.485 Gbps (HD) Pattern = 75% color bar	> 1			> 1			> 1			> 1			UI
	Jitter frequency = 100 KHz Data rate = 1.485 Gbps (HD) Pattern = 75% color bar	> 0.2			> 0.2			> 0.2			> 0.2			UI
	Jitter frequency = 148.5 MHz Data rate = 1.485 Gbps (HD) Pattern = 75% color bar	> 0.2			> 0.2			> 0.2			> 0.2			UI
<b>SATA Transmit Jitter Generation (10)</b>														
Total jitter at 1.5 Gbps (G1)	Compliance pattern	—	—	0.55	—	—	0.55	—	—	0.55	—	—	0.55	UI
Deterministic jitter at 1.5 Gbps (G1)	Compliance pattern	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Total jitter at 3.0 Gbps (G2)	Compliance pattern	—	—	0.55	—	—	0.55	—	—	0.55	—	—	0.55	UI
Deterministic jitter at 3.0 Gbps (G2)	Compliance pattern	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Total jitter at 6.0 Gbps (G3)	Compliance pattern	—	—	0.52	—	—	—	—	—	—	—	—	—	UI
Random jitter at 6.0 Gbps (G3)	Compliance pattern	—	—	0.18	—	—	—	—	—	—	—	—	—	UI
<b>SATA Receiver Jitter Tolerance (10)</b>														
Total jitter tolerance at 1.5 Gbps (G1)	Compliance pattern	> 0.65			> 0.65			> 0.65			> 0.65			UI
Deterministic jitter tolerance at 1.5 Gbps (G1)	Compliance pattern	> 0.35			> 0.35			> 0.35			> 0.35			UI
SSC modulation frequency at 1.5 Gbps (G1)	Compliance pattern	33			33			33			33			kHz

**Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 8 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
<b>CPRI Transmit Jitter Generation (11)</b>														
Total jitter	E.6.HV, E.12.HV Pattern = CJPAT	—	—	0.279	—	—	0.279	—	—	0.279	—	—	0.279	UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Deterministic jitter	E.6.HV, E.12.HV Pattern = CJPAT	—	—	0.14	—	—	0.14	—	—	0.14	—	—	0.14	UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	—	—	0.17	—	—	0.17	—	—	0.17	—	—	0.17	UI
<b>CPRI Receiver Jitter Tolerance (11)</b>														
Total jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	> 0.66			> 0.66			> 0.66			> 0.66			UI
Deterministic jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	> 0.4			> 0.4			> 0.4			> 0.4			UI
Total jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	> 0.65			> 0.65			> 0.65			> 0.65			UI
	E.60.LV Pattern = PRBS31	> 0.6			—			—			—			UI
Deterministic jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	> 0.37			> 0.37			> 0.37			> 0.37			UI
	E.60.LV Pattern = PRBS31	> 0.45			—			—			—			UI
Combined deterministic and random jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	> 0.55			> 0.55			> 0.55			> 0.55			UI
<b>OBSAI Transmit Jitter Generation (12)</b>														
Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Deterministic jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	—	—	0.17	UI

**Table 1-41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 2 of 7)**

Symbol/ Description	Conditions	-C3 and -I3			-C4 and -I4			Unit
		Min	Typ	Max	Min	Typ	Max	
Jitter tolerance at 2488.32 Mbps	Jitter frequency = 0.06 KHz Pattern = PRBS15	> 15			> 15			UI
	Jitter frequency = 100 KHz Pattern = PRBS15	> 1.5			> 1.5			UI
	Jitter frequency = 1 MHz Pattern = PRBS15	> 0.15			> 0.15			UI
	Jitter frequency = 10 MHz Pattern = PRBS15	> 0.15			> 0.15			UI
<b>Fibre Channel Transmit Jitter Generation (4), (5)</b>								
Total jitter FC-1	Pattern = CRPAT	—	—	0.23	—	—	0.23	UI
Deterministic jitter FC-1	Pattern = CRPAT	—	—	0.11	—	—	0.11	UI
Total jitter FC-2	Pattern = CRPAT	—	—	0.33	—	—	0.33	UI
Deterministic jitter FC-2	Pattern = CRPAT	—	—	0.2	—	—	0.2	UI
Total jitter FC-4	Pattern = CRPAT	—	—	0.52	—	—	0.52	UI
Deterministic jitter FC-4	Pattern = CRPAT	—	—	0.33	—	—	0.33	UI
<b>Fibre Channel Receiver Jitter Tolerance (4), (6)</b>								
Deterministic jitter FC-1	Pattern = CJTPAT	> 0.37			> 0.37			UI
Random jitter FC-1	Pattern = CJTPAT	> 0.31			> 0.31			UI
Sinusoidal jitter FC-1	Fc/25000	> 1.5			> 1.5			UI
	Fc/1667	> 0.1			> 0.1			UI
Deterministic jitter FC-2	Pattern = CJTPAT	> 0.33			> 0.33			UI
Random jitter FC-2	Pattern = CJTPAT	> 0.29			> 0.29			UI
Sinusoidal jitter FC-2	Fc/25000	> 1.5			> 1.5			UI
	Fc/1667	> 0.1			> 0.1			UI
Deterministic jitter FC-4	Pattern = CJTPAT	> 0.33			> 0.33			UI
Random jitter FC-4	Pattern = CJTPAT	> 0.29			> 0.29			UI
Sinusoidal jitter FC-4	Fc/25000	> 1.5			> 1.5			UI
	Fc/1667	> 0.1			> 0.1			UI
<b>XAUI Transmit Jitter Generation (7)</b>								
Total jitter at 3.125 Gbps	Pattern = CJPAT	—	—	0.3	—	—	0.3	UI
Deterministic jitter at 3.125 Gbps	Pattern = CJPAT	—	—	0.17	—	—	0.17	UI
<b>XAUI Receiver Jitter Tolerance (7)</b>								
Total jitter	—	> 0.65			> 0.65			UI
Deterministic jitter	—	> 0.37			> 0.37			UI

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 6 of 7)**

Symbol/ Description	Conditions	–C3 and –I3			–C4 and –I4			Unit
		Min	Typ	Max	Min	Typ	Max	
Deterministic jitter at 3.0 Gbps (G2)	Pattern = CJPAT	—	—	0.35	—	—	0.35	UI
Total jitter at 6.0 Gbps (G3)	Pattern = CJPAT	—	—	0.25	—	—	0.25	UI
Random jitter at 6.0 Gbps (G3)	Pattern = CJPAT	—	—	0.15	—	—	0.15	UI
<b>SAS Receiver Jitter Tolerance (13)</b>								
Total jitter tolerance at 1.5 Gbps (G1)	Pattern = CJPAT	—	—	0.65	—	—	0.65	UI
Deterministic jitter tolerance at 1.5 Gbps (G1)	Pattern = CJPAT	—	—	0.35	—	—	0.35	UI
Sinusoidal jitter tolerance at 1.5 Gbps (G1)	Jitter frequency = 900 KHz to 5 MHz Pattern = CJTPAT BER = 1E-12	> 0.1			> 0.1			UI
<b>CPRI Transmit Jitter Generation (14)</b>								
Total jitter	E.6.HV, E.12.HV Pattern = CJPAT	—	—	0.279	—	—	0.279	UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	—	—	0.35	—	—	0.35	UI
Deterministic jitter	E.6.HV, E.12.HV Pattern = CJPAT	—	—	0.14	—	—	0.14	UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	—	—	0.17	—	—	0.17	UI
<b>CPRI Receiver Jitter Tolerance (14)</b>								
Total jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	> 0.66			> 0.66			UI
Deterministic jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	> 0.4			> 0.4			UI
Total jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	> 0.65			> 0.65			UI
Deterministic jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	> 0.37			> 0.37			UI
Combined deterministic and random jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	> 0.55			> 0.55			UI
<b>OBSAI Transmit Jitter Generation (15)</b>								
Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern CJPAT	—	—	0.35	—	—	0.35	UI
Deterministic jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern CJPAT	—	—	0.17	—	—	0.17	UI

## Core Performance Specifications for the Arria II Device Family

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), embedded memory, configuration, and JTAG specifications for Arria II GX and GZ devices.

### Clock Tree Specifications

Table 1-42 lists the clock tree specifications for Arria II GX devices.

**Table 1-42. Clock Tree Performance for Arria II GX Devices**

Clock Network	Performance			Unit
	I3, C4	C5,I5	C6	
GCLK and RCLK	500	500	400	MHz
PCLK	420	350	280	MHz

Table 1-43 lists the clock tree specifications for Arria II GZ devices.

**Table 1-43. Clock Tree Performance for Arria II GZ Devices**

Clock Network	Performance		Unit
	-C3 and -I3	-C4 and -I4	
GCLK and RCLK	700	500	MHz
PCLK	500	450	MHz

### PLL Specifications

Table 1-44 lists the PLL specifications for Arria II GX devices.

**Table 1-44. PLL Specifications for Arria II GX Devices (Part 1 of 3)**

Symbol	Description	Min	Typ	Max	Unit
$f_{IN}$	Input clock frequency (from clock input pins residing in right/top/bottom banks) (-4 Speed Grade)	5	—	670 (1)	MHz
	Input clock frequency (from clock input pins residing in right/top/bottom banks) (-5 Speed Grade)	5	—	622 (1)	MHz
	Input clock frequency (from clock input pins residing in right/top/bottom banks) (-6 Speed Grade)	5	—	500 (1)	MHz
$f_{INPFD}$	Input frequency to the PFD	5	—	325	MHz
$f_{VCO}$	PLL VCO operating Range (2)	600	—	1,400	MHz
$f_{INDUTY}$	Input clock duty cycle	40	—	60	%
$f_{EINDUTY}$	External feedback clock input duty cycle	40	—	60	%
$t_{INCCJ}$ (3), (4)	Input clock cycle-to-cycle jitter (Frequency $\geq$ 100 MHz)	—	—	0.15	UI (p-p)
	Input clock cycle-to-cycle jitter (Frequency $\leq$ 100 MHz)	—	—	$\pm$ 750	ps (p-p)

**Table 1-44. PLL Specifications for Arria II GX Devices (Part 3 of 3)**

Symbol	Description	Min	Typ	Max	Unit
t <sub>CASC_OUTJITTER</sub>	Period Jitter for dedicated clock output in cascaded PLLs (F <sub>OUT</sub> ≥ 100 MHz)	—	—	425	ps (p-p)
PERIOD_DEDCLK (6), (7)	Period Jitter for dedicated clock output in cascaded PLLs (F <sub>OUT</sub> ≤ 100 MHz)	—	—	42.5	mUI (p-p)

**Notes to Table 1-44:**

- (1) f<sub>IN</sub> is limited by the I/O f<sub>MAX</sub>.
- (2) The VCO frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VCO</sub> specification.
- (3) A high-input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean-clock source, which is less than 200 ps.
- (4) F<sub>REF</sub> is f<sub>IN</sub>/N when N = 1.
- (5) This specification is limited by the lower of the two: I/O f<sub>MAX</sub> or f<sub>OUT</sub> of the PLL.
- (6) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 1-62 on page 1-70.
- (7) The cascaded PLL specification is only applicable with the following condition:
  - a. Upstream PLL: 0.59 MHz ≤ Upstream PLL BW < 1 MHz
  - b. Downstream PLL: Downstream PLL BW > 2 MHz

Table 1-45 lists the PLL specifications for Arria II GZ devices when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range (-40° to 100°C).

**Table 1-45. PLL Specifications for Arria II GZ Devices (Part 1 of 2)**

Symbol	Parameter	Min	Typ	Max	Unit
f <sub>IN</sub>	Input clock frequency (-3 speed grade)	5	—	717 (1)	MHz
	Input clock frequency (-4 speed grade)	5	—	717 (1)	MHz
f <sub>INPFD</sub>	Input frequency to the PFD	5	—	325	MHz
f <sub>VCO</sub>	PLL VCO operating range (-3 speed grade)	600	—	1,300	MHz
	PLL VCO operating range (-4 speed grade)	600	—	1,300	MHz
t <sub>EINDUTY</sub>	Input clock or external feedback clock input duty cycle	40	—	60	%
f <sub>OUT</sub>	Output frequency for internal global or regional clock (-3 speed grade)	—	—	700 (2)	MHz
	Output frequency for internal global or regional clock (-4 speed grade)	—	—	500 (2)	MHz
f <sub>OUT_EXT</sub>	Output frequency for external clock output (-3 speed grade)	—	—	717 (2)	MHz
	Output frequency for external clock output (-4 speed grade)	—	—	717 (2)	MHz
t <sub>OUTDUTY</sub>	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t <sub>FCOMP</sub>	External feedback clock compensation time	—	—	10	ns
t <sub>CONFIGPLL</sub>	Time required to reconfigure scan chain	—	3.5	—	scanclk cycles
t <sub>CONFIGPHASE</sub>	Time required to reconfigure phase shift	—	1	—	scanclk cycles
f <sub>SCANCLK</sub>	scanclk frequency	—	—	100	MHz
t <sub>LOCK</sub>	Time required to lock from end-of-device configuration or de-assertion of areset	—	—	1	ms

## Configuration

Table 1-50 lists the configuration mode specifications for Arria II GX and GZ devices.

**Table 1-50. Configuration Mode Specifications for Arria II Devices**

Programming Mode	DCLK Frequency			Unit
	Min	Typ	Max	
Passive serial	—	—	125	MHz
Fast passive parallel	—	—	125	MHz
Fast active serial (fast clock)	17	26	40	MHz
Fast active serial (slow clock)	8.5	13	20	MHz
Remote update only in fast AS mode	—	—	10	MHz

## JTAG Specifications

Table 1-51 lists the JTAG timing parameters and values for Arria II GX and GZ devices.

**Table 1-51. JTAG Timing Parameters and Values for Arria II Devices**

Symbol	Description	Min	Max	Unit
$t_{JCP}$	TCK clock period	30	—	ns
$t_{JCH}$	TCK clock high time	14	—	ns
$t_{JCL}$	TCK clock low time	14	—	ns
$t_{JPSU(TDI)}$	TDI JTAG port setup time	1	—	ns
$t_{JPSU(TMS)}$	TMS JTAG port setup time	3	—	ns
$t_{JPH}$	JTAG port hold time	5	—	ns
$t_{JPCO}$	JTAG port clock to output	—	11	ns
$t_{JPZX}$	JTAG port high impedance to valid output	—	14	ns
$t_{JPXZ}$	JTAG port valid output to high impedance	—	14	ns

## Chip-Wide Reset (Dev\_CLRn) Specifications

Table 1-52 lists the specifications for the chip-wide reset (Dev\_CLRn) for Arria II GX and GZ devices.

**Table 1-52. Chip-Wide Reset (Dev\_CLRn) Specifications for Arria II Devices**

Description	Min	Typ	Max	Unit
Dev_CLRn	500	—	—	$\mu$ S

## Periphery Performance

This section describes periphery performance, including high-speed I/O, external memory interface, and IOE programmable delay.

I/O performance supports several system interfaces, for example the high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface. I/O using SSTL-18 Class I termination standard can achieve up to the stated DDR2 SDRAM interfacing speed with typical DDR2 SDRAM memory interface setup. I/O using general purpose I/O (GPIO) standards such as 3.0, 2.5, 1.8, or 1.5 LVTTTL/LVCMOS are capable of typical 200 MHz interfacing frequency with 10pF load.



Actual achievable frequency depends on design- and system-specific factors. You should perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

### High-Speed I/O Specification

Table 1-53 lists the high-speed I/O timing for Arria II GX devices.

**Table 1-53. High-Speed I/O Specifications for Arria II GX Devices (Part 1 of 4)**

Symbol	Conditions	I3		C4		C5,I5		C6		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
<b>Clock</b>										
$f_{\text{HSCLK\_IN}}$ (input clock frequency)—Row I/O	Clock boost factor, W = 1 to 40 (1)	5	670	5	670	5	622	5	500	MHz
$f_{\text{HSCLK\_IN}}$ (input clock frequency)—Column I/O	Clock boost factor, W = 1 to 40 (1)	5	500	5	500	5	472.5	5	472.5	MHz
$f_{\text{HSCLK\_OUT}}$ (output clock frequency)—Row I/O	—	5	670	5	670	5	622	5	500	MHz
$f_{\text{HSCLK\_OUT}}$ (output clock frequency)—Column I/O	—	5	500	5	500	5	472.5	5	472.5	MHz

**Table 1-54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 2 of 3)**

Symbol	Conditions	C3, I3			C4, I4			Unit
		Min	Typ	Max	Min	Typ	Max	
$f_{\text{HCLK\_OUT}}$ (output clock frequency)	—	5	—	717 (7)	5	—	717 (7)	MHz
<b>Transmitter</b>								
$f_{\text{HSDR}}$ (true LVDS output data rate)	SERDES factor, J = 3 to 10 (using dedicated SERDES) (8)	(4)	—	1250	(4)	—	1250	Mbps
	SERDES factor J = 2, (using DDR registers)	(4)	—	(5)	(4)	—	(5)	Mbps
	SERDES factor J = 1, (uses an SDR register)	(4)	—	(5)	(4)	—	(5)	Mbps
$f_{\text{HSDR}}$ (emulated LVDS_E_3R output data rate) (5)	SERDES factor J = 4 to 10	(4)	—	1152	(4)	—	800	Mbps
$f_{\text{HSDR}}$ (emulated LVDS_E_1R output data rate)		(4)	—	200	(4)	—	200	Mbps
$t_{\text{x Jitter}}$	Total jitter for data rate, 600 Mbps to 1.6 Gbps	—	—	160	—	—	160	ps
	Total jitter for data rate, < 600 Mbps	—	—	0.1	—	—	0.1	UI
$t_{\text{x Jitter}}$ - emulated differential I/O standards with three external output resistor network	Total jitter for data rate, 600 Mbps to 1.25 Gbps	—	—	300	—	—	325	ps
	Total jitter for data rate < 600 Mbps	—	—	0.2	—	—	0.25	UI
$t_{\text{x Jitter}}$ - emulated differential I/O standards with one external output resistor network	—	—	—	0.15	—	—	0.15	UI
$t_{\text{DUTY}}$	TX output clock duty cycle for both True and emulated differential I/O standards	45	50	55	45	50	55	%

**Table 1-55. DPA Lock Time Specifications for Arria II Devices (Note 1), (2), (3)**


Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions (4)	Maximum
SPI-4	00000000001111111111	2	128	640 data transitions
Parallel Rapid I/O	00001111	2	128	640 data transitions
	10010000	4	64	640 data transitions
Miscellaneous	10101010	8	32	640 data transitions
	01010101	8	32	640 data transitions

**Notes to Table 1-55:**

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in the table applies to both commercial and industrial grade.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 1-5 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at a data rate less than 1.25 Gbps and all the Arria II GX devices.



**Figure 1-5. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for All Arria II GX Devices and for Arria II GZ Devices at a Data Rate less than 1.25 Gbps**



# Glossary

Table 1-68 lists the glossary for this chapter.

**Table 1-68. Glossary (Part 1 of 4)**

Letter	Subject	Definitions		
<p><b>A, B, C, D</b></p>	<p>Differential I/O Standards</p>	<p><i>Receiver Input Waveforms</i></p>  <p><b>Single-Ended Waveform</b></p> <p>Positive Channel (p) = <math>V_{IH}</math>              Negative Channel (n) = <math>V_{IL}</math>              Ground</p> <p><math>V_{ID}</math>  <math>V_{CM}</math></p> <p><b>Differential Waveform</b></p> <p><math>V_{ID}</math>  <math>p - n = 0\text{ V}</math>  <math>V_{ID}</math></p> <p><i>Transmitter Output Waveforms</i></p>  <p><b>Single-Ended Waveform</b></p> <p>Positive Channel (p) = <math>V_{OH}</math>              Negative Channel (n) = <math>V_{OL}</math>              Ground</p> <p><math>V_{OD}</math>  <math>V_{CM}</math></p> <p><b>Differential Waveform</b></p> <p><math>V_{OD}</math>  <math>p - n = 0\text{ V}</math>  <math>V_{OD}</math></p>		
		<p><b>E,</b></p>	<p><math>f_{HSCLK}</math></p>	<p>Left/Right PLL input clock frequency.</p>
		<p><b>F</b></p>	<p><math>f_{HSDR}</math></p>	<p>High-speed I/O block: Maximum/minimum LVDS data transfer rate (<math>f_{HSDR} = 1/TUI</math>), non-DPA.</p>
			<p><math>f_{HS DRDPA}</math></p>	<p>High-speed I/O block: Maximum/minimum LVDS data transfer rate (<math>f_{HS DRDPA} = 1/TUI</math>), DPA.</p>