




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                   |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                          |
| Number of LABs/CLBs            | 1805                                                                                                                              |
| Number of Logic Elements/Cells | 42959                                                                                                                             |
| Total RAM Bits                 | 3517440                                                                                                                           |
| Number of I/O                  | 364                                                                                                                               |
| Number of Gates                | -                                                                                                                                 |
| Voltage - Supply               | 0.87V ~ 0.93V                                                                                                                     |
| Mounting Type                  | Surface Mount                                                                                                                     |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                   |
| Package / Case                 | 780-BBGA, FCBGA                                                                                                                   |
| Supplier Device Package        | 780-FBGA (29x29)                                                                                                                  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/ep2agx45df29c5">https://www.e-xfl.com/product-detail/intel/ep2agx45df29c5</a> |

**Table 1–2. Absolute Maximum Ratings for Arria II GZ Devices (Part 2 of 2)**

| Symbol                        | Description                                                                 | Minimum | Maximum | Unit |
|-------------------------------|-----------------------------------------------------------------------------|---------|---------|------|
| V <sub>CCA_L</sub>            | Supplies transceiver high voltage power (left side)                         | -0.5    | 3.75    | V    |
| V <sub>CCA_R</sub>            | Supplies transceiver high voltage power (right side)                        | -0.5    | 3.75    | V    |
| V <sub>CCHIP_L</sub>          | Supplies transceiver HIP digital power (left side)                          | -0.5    | 1.35    | V    |
| V <sub>CCR_L</sub>            | Supplies receiver power (left side)                                         | -0.5    | 1.35    | V    |
| V <sub>CCR_R</sub>            | Supplies receiver power (right side)                                        | -0.5    | 1.35    | V    |
| V <sub>CCT_L</sub>            | Supplies transmitter power (left side)                                      | -0.5    | 1.35    | V    |
| V <sub>CCT_R</sub>            | Supplies transmitter power (right side)                                     | -0.5    | 1.35    | V    |
| V <sub>CCL_GXBLn</sub><br>(1) | Supplies power to the transceiver PMA TX, PMA RX, and clocking (left side)  | -0.5    | 1.35    | V    |
| V <sub>CCL_GXBRn</sub><br>(1) | Supplies power to the transceiver PMA TX, PMA RX, and clocking (right side) | -0.5    | 1.35    | V    |
| V <sub>CCH_GXBLn</sub><br>(1) | Supplies power to the transceiver PMA output (TX) buffer (left side)        | -0.5    | 1.8     | V    |
| V <sub>CCH_GXBRn</sub><br>(1) | Supplies power to the transceiver PMA output (TX) buffer (right side)       | -0.5    | 1.8     | V    |
| T <sub>J</sub>                | Operating junction temperature                                              | -55     | 125     | °C   |
| T <sub>STG</sub>              | Storage temperature (no bias)                                               | -65     | 150     | °C   |

**Note to Table 1–2:**

(1) n = 0, 1, or 2.

### Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 1–3 and undershoot to –2.0 V for magnitude of currents less than 100 mA and periods shorter than 20 ns.

Table 1–3 lists the Arria II GX and GZ maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the device lifetime. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 5.41% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 5.41/10ths of a year.

The calibration accuracy for calibrated series and parallel OCTs are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Table 1-13 lists the Arria II GZ OCT without calibration resistance tolerance to PVT changes.

**Table 1-13. OCT Without Calibration Resistance Tolerance Specifications for Arria II GZ Devices**

| Symbol                             | Description                                        | Conditions (V)               | Resistance Tolerance |       | Unit |
|------------------------------------|----------------------------------------------------|------------------------------|----------------------|-------|------|
|                                    |                                                    |                              | C3,I3                | C4,I4 |      |
| 25-Ω R <sub>S</sub><br>3.0 and 2.5 | 25-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 3.0, 2.5 | ± 40                 | ± 40  | %    |
| 25-Ω R <sub>S</sub><br>1.8 and 1.5 | 25-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 1.8, 1.5 | ± 40                 | ± 40  | %    |
| 25-Ω R <sub>S</sub><br>1.2         | 25-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 1.2      | ± 50                 | ± 50  | %    |
| 50-Ω R <sub>S</sub><br>3.0 and 2.5 | 50-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 3.0, 2.5 | ± 40                 | ± 40  | %    |
| 50-Ω R <sub>S</sub><br>1.8 and 1.5 | 50-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 1.8, 1.5 | ± 40                 | ± 40  | %    |
| 50-Ω R <sub>S</sub><br>1.2         | 50-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 1.2      | ± 50                 | ± 50  | %    |
| 100-Ω R <sub>D</sub><br>2.5        | 100-Ω internal<br>differential OCT                 | V <sub>CCIO</sub> = 2.5      | ± 25                 | ± 25  | %    |

OCT calibration is automatically performed at power up for OCT-enabled I/Os. When voltage and temperature conditions change after calibration, the resistance may change. Use Equation 1-1 and Table 1-14 to determine the OCT variation when voltage and temperature vary after power-up calibration for Arria II GX and GZ devices.

**Equation 1-1. OCT Variation (Note 1)**

$$R_{OCT} = R_{SCAL} \left( 1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

**Notes to Equation 1-1:**

- (1) R<sub>OCT</sub> value calculated from Equation 1-1 shows the range of OCT resistance with the variation of temperature and V<sub>CCIO</sub>.

**Table 1-23. Single-Ended I/O Standards for Arria II GZ Devices (Part 2 of 2)**

| I/O Standard | $V_{CCIO}$ (V) |     |      | $V_{IL}$ (V) |                        | $V_{IH}$ (V)           |                  | $V_{OL}$ (V)           | $V_{OH}$ (V)           | $I_{OL}$ (mA) | $I_{OH}$ (mA) |
|--------------|----------------|-----|------|--------------|------------------------|------------------------|------------------|------------------------|------------------------|---------------|---------------|
|              | Min            | Typ | Max  | Min          | Max                    | Min                    | Max              | Max                    | Min                    |               |               |
| 1.2 V        | 1.14           | 1.2 | 1.26 | -0.3         | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 2             | -2            |
| 3.0-V PCI    | 2.85           | 3   | 3.15 | —            | $0.3 \times V_{CCIO}$  | $0.5 \times V_{CCIO}$  | 3.6              | $0.1 \times V_{CCIO}$  | $0.9 \times V_{CCIO}$  | 1.5           | -0.5          |
| 3.0-V PCI-X  | 2.85           | 3   | 3.15 | —            | $0.35 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$  | —                | $0.1 \times V_{CCIO}$  | $0.9 \times V_{CCIO}$  | 1.5           | -0.5          |

Table 1-24 lists the single-ended SSTL and HSTL I/O reference voltage specifications for Arria II GX devices.

**Table 1-24. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria II GX Devices**

| I/O Standard        | $V_{CCIO}$ (V) |     |       | $V_{REF}$ (V)          |                       |                        | $V_{TT}$ (V)           |                       |                        |
|---------------------|----------------|-----|-------|------------------------|-----------------------|------------------------|------------------------|-----------------------|------------------------|
|                     | Min            | Typ | Max   | Min                    | Typ                   | Max                    | Min                    | Typ                   | Max                    |
| SSTL-2 Class I, II  | 2.375          | 2.5 | 2.625 | $0.49 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ | $V_{REF} - 0.04$       | $V_{REF}$             | $V_{REF} + 0.04$       |
| SSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.833                  | 0.9                   | 0.969                  | $V_{REF} - 0.04$       | $V_{REF}$             | $V_{REF} + 0.04$       |
| SSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | $0.47 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.53 \times V_{CCIO}$ | $0.47 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.53 \times V_{CCIO}$ |
| HSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.85                   | 0.9                   | 0.95                   | 0.85                   | 0.9                   | 0.95                   |
| HSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.71                   | 0.75                  | 0.79                   | 0.71                   | 0.75                  | 0.79                   |
| HSTL-12 Class I, II | 1.14           | 1.2 | 1.26  | $0.48 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.52 \times V_{CCIO}$ | —                      | $V_{CCIO}/2$          | —                      |

Table 1-25 lists the single-ended SSTL and HSTL I/O reference voltage specifications for Arria II GZ devices.

**Table 1-25. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria II GZ Devices**

| I/O Standard        | $V_{CCIO}$ (V) |     |       | $V_{REF}$ (V)          |                       |                        | $V_{TT}$ (V)           |              |                        |
|---------------------|----------------|-----|-------|------------------------|-----------------------|------------------------|------------------------|--------------|------------------------|
|                     | Min            | Typ | Max   | Min                    | Typ                   | Max                    | Min                    | Typ          | Max                    |
| SSTL-2 Class I, II  | 2.375          | 2.5 | 2.625 | $0.49 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ | $V_{REF} - 0.04$       | $V_{REF}$    | $V_{REF} + 0.04$       |
| SSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.833                  | 0.9                   | 0.969                  | $V_{REF} - 0.04$       | $V_{REF}$    | $V_{REF} + 0.04$       |
| SSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | $0.47 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.53 \times V_{CCIO}$ | $0.47 \times V_{CCIO}$ | $V_{REF}$    | $0.53 \times V_{CCIO}$ |
| HSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.85                   | 0.9                   | 0.95                   | —                      | $V_{CCIO}/2$ | —                      |
| HSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.68                   | 0.75                  | 0.9                    | —                      | $V_{CCIO}/2$ | —                      |
| HSTL-12 Class I, II | 1.14           | 1.2 | 1.26  | $0.47 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.53 \times V_{CCIO}$ | —                      | $V_{CCIO}/2$ | —                      |

**Table 1-27. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Arria II GZ Devices (Part 2 of 2)**

| I/O Standard     | $V_{IL(DC)} (V)$ |                  | $V_{IH(DC)} (V)$ |                   | $V_{IL(AC)} (V)$  | $V_{IH(AC)} (V)$  | $V_{OL} (V)$           | $V_{OH} (V)$           | $I_{OL} (mA)$ | $I_{OH} (mA)$ |
|------------------|------------------|------------------|------------------|-------------------|-------------------|-------------------|------------------------|------------------------|---------------|---------------|
|                  | Min              | Max              | Min              | Max               | Max               | Min               | Max                    | Min                    |               |               |
| SSTL-15 Class II | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.175$ | $V_{REF} + 0.175$ | $0.2 \times V_{CCIO}$  | $0.8 \times V_{CCIO}$  | 16            | -16           |
| HSTL-18 Class I  | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$   | $V_{REF} + 0.2$   | 0.4                    | $V_{CCIO} - 0.4$       | 8             | -8            |
| HSTL-18 Class II | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$   | $V_{REF} + 0.2$   | 0.4                    | $V_{CCIO} - 0.4$       | 16            | -16           |
| HSTL-15 Class I  | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$   | $V_{REF} + 0.2$   | 0.4                    | $V_{CCIO} - 0.4$       | 8             | -8            |
| HSTL-15 Class II | —                | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | —                 | $V_{REF} - 0.2$   | $V_{REF} + 0.2$   | 0.4                    | $V_{CCIO} - 0.4$       | 16            | -16           |
| HSTL-12 Class I  | -0.15            | $V_{REF} - 0.08$ | $V_{REF} + 0.08$ | $V_{CCIO} + 0.15$ | $V_{REF} - 0.15$  | $V_{REF} + 0.15$  | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 8             | -8            |
| HSTL-12 Class II | -0.15            | $V_{REF} - 0.08$ | $V_{REF} + 0.08$ | $V_{CCIO} + 0.15$ | $V_{REF} - 0.15$  | $V_{REF} + 0.15$  | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 16            | -16           |

Table 1-28 lists the differential SSTL I/O standards for Arria II GX devices.

**Table 1-28. Differential SSTL I/O Standards for Arria II GX Devices**

| I/O Standard        | $V_{CCIO} (V)$ |     |       | $V_{SWING(DC)} (V)$ |            | $V_{X(AC)} (V)$      |              |                      | $V_{SWING(AC)} (V)$ |            | $V_{OX(AC)} (V)$     |              |                      |
|---------------------|----------------|-----|-------|---------------------|------------|----------------------|--------------|----------------------|---------------------|------------|----------------------|--------------|----------------------|
|                     | Min            | Typ | Max   | Min                 | Max        | Min                  | Typ          | Max                  | Min                 | Max        | Min                  | Typ          | Max                  |
| SSTL-2 Class I, II  | 2.375          | 2.5 | 2.625 | 0.36                | $V_{CCIO}$ | $V_{CCIO}/2 - 0.2$   | —            | $V_{CCIO}/2 + 0.2$   | 0.7                 | $V_{CCIO}$ | $V_{CCIO}/2 - 0.15$  | —            | $V_{CCIO}/2 + 0.15$  |
| SSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.25                | $V_{CCIO}$ | $V_{CCIO}/2 - 0.175$ | —            | $V_{CCIO}/2 + 0.175$ | 0.5                 | $V_{CCIO}$ | $V_{CCIO}/2 - 0.125$ | —            | $V_{CCIO}/2 + 0.125$ |
| SSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.2                 | —          | —                    | $V_{CCIO}/2$ | —                    | 0.35                | —          | —                    | $V_{CCIO}/2$ | —                    |

Table 1-29 lists the differential SSTL I/O standards for Arria II GZ devices

**Table 1-29. Differential SSTL I/O Standards for Arria II GZ Devices**

| I/O Standard        | $V_{CCIO} (V)$ |     |       | $V_{SWING(DC)} (V)$ |                  | $V_{X(AC)} (V)$      |              |                      | $V_{SWING(AC)} (V)$ |                  | $V_{OX(AC)} (V)$     |              |                      |
|---------------------|----------------|-----|-------|---------------------|------------------|----------------------|--------------|----------------------|---------------------|------------------|----------------------|--------------|----------------------|
|                     | Min            | Typ | Max   | Min                 | Max              | Min                  | Typ          | Max                  | Min                 | Max              | Min                  | Typ          | Max                  |
| SSTL-2 Class I, II  | 2.375          | 2.5 | 2.625 | 0.3                 | $V_{CCIO} + 0.6$ | $V_{CCIO}/2 - 0.2$   | —            | $V_{CCIO}/2 + 0.2$   | 0.62                | $V_{CCIO} + 0.6$ | $V_{CCIO}/2 - 0.15$  | —            | $V_{CCIO}/2 + 0.15$  |
| SSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.25                | $V_{CCIO} + 0.6$ | $V_{CCIO}/2 - 0.175$ | —            | $V_{CCIO}/2 + 0.175$ | 0.5                 | $V_{CCIO} + 0.6$ | $V_{CCIO}/2 - 0.125$ | —            | $V_{CCIO}/2 + 0.125$ |
| SSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.2                 | —                | —                    | $V_{CCIO}/2$ | —                    | 0.35                | —                | —                    | $V_{CCIO}/2$ | —                    |

Table 1-30 lists the HSTL I/O standards for Arria II GX devices.

**Table 1-30. Differential HSTL I/O Standards for Arria II GX Devices**

| I/O Standard        | $V_{CCIO}$ (V) |     |       | $V_{DIF(DC)}$ (V) |     | $V_{X(AC)}$ (V) |                       |      | $V_{CM(DC)}$ (V)       |                       |                        | $V_{DIF(AC)}$ (V) |     |
|---------------------|----------------|-----|-------|-------------------|-----|-----------------|-----------------------|------|------------------------|-----------------------|------------------------|-------------------|-----|
|                     | Min            | Typ | Max   | Min               | Max | Min             | Typ                   | Max  | Min                    | Typ                   | Max                    | Min               | Max |
| HSTL-18 Class I     | 1.71           | 1.8 | 1.89  | 0.2               | —   | 0.85            | —                     | 0.95 | 0.88                   | —                     | 0.95                   | 0.4               | —   |
| HSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.2               | —   | 0.71            | —                     | 0.79 | 0.71                   | —                     | 0.79                   | 0.4               | —   |
| HSTL-12 Class I, II | 1.14           | 1.2 | 1.26  | 0.16              | —   | —               | $0.5 \times V_{CCIO}$ | —    | $0.48 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.52 \times V_{CCIO}$ | 0.3               | —   |

Table 1-31 lists the HSTL I/O standards for Arria II GZ devices.

**Table 1-31. Differential HSTL I/O Standards for Arria II GZ Devices**

| I/O Standard        | $V_{CCIO}$ (V) |     |       | $V_{DIF(DC)}$ (V) |                  | $V_{X(AC)}$ (V) |                       |      | $V_{CM(DC)}$ (V)      |                       |                       | $V_{DIF(AC)}$ (V) |                   |
|---------------------|----------------|-----|-------|-------------------|------------------|-----------------|-----------------------|------|-----------------------|-----------------------|-----------------------|-------------------|-------------------|
|                     | Min            | Typ | Max   | Min               | Max              | Min             | Typ                   | Max  | Min                   | Typ                   | Max                   | Min               | Max               |
| HSTL-18 Class I     | 1.71           | 1.8 | 1.89  | 0.2               | —                | 0.78            | —                     | 1.12 | 0.78                  | —                     | 1.12                  | 0.4               | —                 |
| HSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.2               | —                | 0.68            | —                     | 0.9  | 0.68                  | —                     | 0.9                   | 0.4               | —                 |
| HSTL-12 Class I, II | 1.14           | 1.2 | 1.26  | 0.16              | $V_{CCIO} + 0.3$ | —               | $0.5 \times V_{CCIO}$ | —    | $0.4 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.6 \times V_{CCIO}$ | 0.3               | $V_{CCIO} + 0.48$ |

Table 1-32 lists the differential I/O standard specifications for Arria II GX devices.

**Table 1-32. Differential I/O Standard Specifications for Arria II GX Devices (Note 1)**

| I/O Standard  | $V_{CCIO}$ (V) |     |       | $V_{ID}$ (mV) |                   |     | $V_{ICM}$ (V) (2) |      | $V_{OD}$ (V) (3) |     |     | $V_{OCM}$ (V) |      |       |
|---------------|----------------|-----|-------|---------------|-------------------|-----|-------------------|------|------------------|-----|-----|---------------|------|-------|
|               | Min            | Typ | Max   | Min           | Cond.             | Max | Min               | Max  | Min              | Typ | Max | Min           | Typ  | Max   |
| 2.5 V LVDS    | 2.375          | 2.5 | 2.625 | 100           | $V_{CM} = 1.25$ V | —   | 0.05              | 1.80 | 0.247            | —   | 0.6 | 1.125         | 1.25 | 1.375 |
| RSDS (4)      | 2.375          | 2.5 | 2.625 | —             | —                 | —   | —                 | —    | 0.1              | 0.2 | 0.6 | 0.5           | 1.2  | 1.4   |
| Mini-LVDS (4) | 2.375          | 2.5 | 2.625 | —             | —                 | —   | —                 | —    | 0.25             | —   | 0.6 | 1             | 1.2  | 1.4   |
| LVPECL (5)    | 2.375          | 2.5 | 2.625 | 300           | —                 | —   | 0.6               | 1.8  | —                | —   | —   | —             | —    | —     |
| BLVDS (6)     | 2.375          | 2.5 | 2.625 | 100           | —                 | —   | —                 | —    | —                | —   | —   | —             | —    | —     |

**Notes to Table 1-32:**

- (1) The 1.5 V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1-21.
- (2)  $V_{IN}$  range:  $0 \leq V_{IN} \leq 1.85$  V.
- (3)  $R_L$  range:  $90 \leq R_L \leq 110 \Omega$ .
- (4) The RSDS and mini-LVDS I/O standards are only supported for differential outputs.
- (5) The LVPECL input standard is supported at the dedicated clock input pins (GCLK) only.
- (6) There are no fixed  $V_{ICM}$ ,  $V_{OD}$ , and  $V_{OCM}$  specifications for BLVDS. These specifications depend on the system topology.

Table 1–33 lists the differential I/O standard specifications for Arria II GZ devices.

**Table 1–33. Differential I/O Standard Specifications for Arria II GZ Devices (Note 1)**

| I/O Standard<br>(2) | V <sub>CCIO</sub> (V) |     |       | V <sub>ID</sub> (mV) |                          |     | V <sub>ICM(DC)</sub> (V) |           | V <sub>OD</sub> (V) (3) |     |     | V <sub>OCM</sub> (V) (3) |      |       |
|---------------------|-----------------------|-----|-------|----------------------|--------------------------|-----|--------------------------|-----------|-------------------------|-----|-----|--------------------------|------|-------|
|                     | Min                   | Typ | Max   | Min                  | Cond.                    | Max | Min                      | Max       | Min                     | Typ | Max | Min                      | Typ  | Max   |
| 2.5 V LVDS (HIO)    | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.05                     | 1.8       | 0.247                   | —   | 0.6 | 1.125                    | 1.25 | 1.375 |
| 2.5 V LVDS (VIO)    | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.05                     | 1.8       | 0.247                   | —   | 0.6 | 1                        | 1.25 | 1.5   |
| RSDS (HIO)          | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.3                      | 1.4       | 0.1                     | 0.2 | 0.6 | 0.5                      | 1.2  | 1.4   |
| RSDS (VIO)          | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.3                      | 1.4       | 0.1                     | 0.2 | 0.6 | 0.5                      | 1.2  | 1.5   |
| Mini-LVDS (HIO)     | 2.375                 | 2.5 | 2.625 | 200                  | —                        | 600 | 0.4                      | 1.32<br>5 | 0.25                    | —   | 0.6 | 1                        | 1.2  | 1.4   |
| Mini-LVDS (VIO)     | 2.375                 | 2.5 | 2.625 | 200                  | —                        | 600 | 0.4                      | 1.32<br>5 | 0.25                    | —   | 0.6 | 1                        | 1.2  | 1.5   |
| LVPECL              | 2.375                 | 2.5 | 2.625 | 300                  | —                        | —   | 0.6                      | 1.8       | —                       | —   | —   | —                        | —    | —     |
| BLVDS (4)           | 2.375                 | 2.5 | 2.625 | 100                  | —                        | —   | —                        | —         | —                       | —   | —   | —                        | —    | —     |

**Notes to Table 1–33:**

- (1) 1.4-V/1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1–21.
- (2) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
- (3) R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.
- (4) There are no fixed V<sub>ICM</sub>, V<sub>OD</sub>, and V<sub>OCM</sub> specifications for BLVDS. These specifications depend on the system topology.

## Power Consumption for the Arria II Device Family

Altera offers two ways to estimate power for a design:

- Using the Microsoft Excel-based Early Power Estimator
- Using the Quartus® II PowerPlay Power Analyzer feature

The interactive Microsoft Excel-based Early Power Estimator is typically used prior to designing the FPGA in order to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities which, when combined with detailed circuit models, can yield very accurate power estimates.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

Figure 1-3 shows the differential receiver input waveform.

**Figure 1-3. Receiver Input Waveform**




Figure 1-4 shows the transmitter output waveform.

**Figure 1-4. Transmitter Output Waveform**




Table 1-36 lists the typical  $V_{OD}$  for TX term that equals  $85\ \Omega$  for Arria II GZ devices.

**Table 1-36. Typical  $V_{OD}$  Setting, TX Term =  $85\ \Omega$  for Arria II GZ Devices**

| Symbol                                          | $V_{OD}$ Setting (mV) |                |                |                |                |                |                |                 |
|-------------------------------------------------|-----------------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|
|                                                 | 0                     | 1              | 2              | 3              | 4              | 5              | 6              | 7               |
| $V_{OD}$ differential peak-to-peak Typical (mV) | $170 \pm 20\%$        | $340 \pm 20\%$ | $510 \pm 20\%$ | $595 \pm 20\%$ | $680 \pm 20\%$ | $765 \pm 20\%$ | $850 \pm 20\%$ | $1020 \pm 20\%$ |

Table 1–39 lists typical transmitter pre-emphasis levels for Arria II GZ devices (in dB) for the first post tap under the following conditions (low-frequency data pattern [five 1s and five 0s] at 6.25 Gbps). The levels listed in Table 1–39 are a representation of possible pre-emphasis levels under the specified conditions only and that the pre-emphasis levels may change with data pattern and data rate.



To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the [Arria II HSSI HSPICE](#) models.

**Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 1 of 2)**

| Pre-Emphasis<br>1st<br>Post-Tap<br>Setting | V <sub>DD</sub> Setting |     |      |      |     |     |     |     |
|--------------------------------------------|-------------------------|-----|------|------|-----|-----|-----|-----|
|                                            | 0                       | 1   | 2    | 3    | 4   | 5   | 6   | 7   |
| 0                                          | 0                       | 0   | 0    | 0    | 0   | 0   | 0   | 0   |
| 1                                          | N/A                     | 0.7 | 0    | 0    | 0   | 0   | 0   | 0   |
| 2                                          | N/A                     | 1   | 0.3  | 0    | 0   | 0   | 0   | 0   |
| 3                                          | N/A                     | 1.5 | 0.6  | 0    | 0   | 0   | 0   | 0   |
| 4                                          | N/A                     | 2   | 0.7  | 0.3  | 0   | 0   | 0   | 0   |
| 5                                          | N/A                     | 2.7 | 1.2  | 0.5  | 0.3 | 0   | 0   | 0   |
| 6                                          | N/A                     | 3.1 | 1.3  | 0.8  | 0.5 | 0.2 | 0   | 0   |
| 7                                          | N/A                     | 3.7 | 1.8  | 1.1  | 0.7 | 0.4 | 0.2 | 0   |
| 8                                          | N/A                     | 4.2 | 2.1  | 1.3  | 0.9 | 0.6 | 0.3 | 0   |
| 9                                          | N/A                     | 4.9 | 2.4  | 1.6  | 1.2 | 0.8 | 0.5 | 0.2 |
| 10                                         | N/A                     | 5.4 | 2.8  | 1.9  | 1.4 | 1   | 0.7 | 0.3 |
| 11                                         | N/A                     | 6   | 3.2  | 2.2  | 1.7 | 1.2 | 0.9 | 0.4 |
| 12                                         | N/A                     | 6.8 | 3.5  | 2.6  | 1.9 | 1.4 | 1.1 | 0.6 |
| 13                                         | N/A                     | 7.5 | 3.8  | 2.8  | 2.1 | 1.6 | 1.2 | 0.6 |
| 14                                         | N/A                     | 8.1 | 4.2  | 3.1  | 2.3 | 1.7 | 1.3 | 0.7 |
| 15                                         | N/A                     | 8.8 | 4.5  | 3.4  | 2.6 | 1.9 | 1.5 | 0.8 |
| 16                                         | N/A                     | N/A | 4.9  | 3.7  | 2.9 | 2.2 | 1.7 | 0.9 |
| 17                                         | N/A                     | N/A | 5.3  | 4    | 3.1 | 2.4 | 1.8 | 1.1 |
| 18                                         | N/A                     | N/A | 5.7  | 4.4  | 3.4 | 2.6 | 2   | 1.2 |
| 19                                         | N/A                     | N/A | 6.1  | 4.7  | 3.6 | 2.8 | 2.2 | 1.4 |
| 20                                         | N/A                     | N/A | 6.6  | 5.1  | 4   | 3.1 | 2.4 | 1.5 |
| 21                                         | N/A                     | N/A | 7    | 5.4  | 4.3 | 3.3 | 2.7 | 1.7 |
| 22                                         | N/A                     | N/A | 8    | 6.1  | 4.8 | 3.8 | 3   | 2   |
| 23                                         | N/A                     | N/A | 9    | 6.8  | 5.4 | 4.3 | 3.4 | 2.3 |
| 24                                         | N/A                     | N/A | 10   | 7.6  | 6   | 4.8 | 3.9 | 2.6 |
| 25                                         | N/A                     | N/A | 11.4 | 8.4  | 6.8 | 5.4 | 4.4 | 3   |
| 26                                         | N/A                     | N/A | 12.6 | 9.4  | 7.4 | 5.9 | 4.9 | 3.3 |
| 27                                         | N/A                     | N/A | N/A  | 10.3 | 8.1 | 6.4 | 5.3 | 3.6 |
| 28                                         | N/A                     | N/A | N/A  | 11.3 | 8.8 | 7.1 | 5.8 | 4   |

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 2 of 10)**

| Symbol/<br>Description                   | Conditions                                         | I3     |     |      | C4     |     |      | C5, I5 |     |      | C6     |     |      | Unit |
|------------------------------------------|----------------------------------------------------|--------|-----|------|--------|-----|------|--------|-----|------|--------|-----|------|------|
|                                          |                                                    | Min    | Typ | Max  | Min    | Typ | Max  | Min    | Typ | Max  | Min    | Typ | Max  |      |
| Jitter tolerance at<br>2488.32 Mbps      | Jitter frequency =<br>0.06 KHz<br>Pattern = PRBS15 | > 15   |     |      | > 15   |     |      | > 15   |     |      | > 15   |     |      | UI   |
|                                          | Jitter frequency =<br>100 KHz<br>Pattern = PRBS15  | > 1.5  |     |      | > 1.5  |     |      | > 1.5  |     |      | > 1.5  |     |      | UI   |
|                                          | Jitter frequency =<br>1 MHz<br>Pattern = PRBS15    | > 0.15 |     |      | > 0.15 |     |      | > 0.15 |     |      | > 0.15 |     |      | UI   |
|                                          | Jitter frequency =<br>10 MHz<br>Pattern = PRBS15   | > 0.15 |     |      | > 0.15 |     |      | > 0.15 |     |      | > 0.15 |     |      | UI   |
| XAUI Transmit Jitter Generation (3)      |                                                    |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Total jitter at<br>3.125 Gbps            | Pattern = CJPAT                                    | —      | —   | 0.3  | —      | —   | 0.3  | —      | —   | 0.3  | —      | —   | 0.3  | UI   |
| Deterministic<br>jitter at<br>3.125 Gbps | Pattern = CJPAT                                    | —      | —   | 0.17 | —      | —   | 0.17 | —      | —   | 0.17 | —      | —   | 0.17 | UI   |
| XAUI Receiver Jitter Tolerance (3)       |                                                    |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Total jitter                             | —                                                  | > 0.65 |     |      | > 0.65 |     |      | > 0.65 |     |      | > 0.65 |     |      | UI   |
| Deterministic<br>jitter                  | —                                                  | > 0.37 |     |      | > 0.37 |     |      | > 0.37 |     |      | > 0.37 |     |      | UI   |
| Peak-to-peak<br>jitter                   | Jitter frequency =<br>22.1 KHz                     | > 8.5  |     |      | > 8.5  |     |      | > 8.5  |     |      | > 8.5  |     |      | UI   |
| Peak-to-peak<br>jitter                   | Jitter frequency =<br>1.875 MHz                    | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | UI   |
| Peak-to-peak<br>jitter                   | Jitter frequency =<br>20 MHz                       | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | UI   |
| PCIe Transmit Jitter Generation (4)      |                                                    |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Total jitter at<br>2.5 Gbps (Gen1)       | Compliance<br>pattern                              | —      | —   | 0.25 | —      | —   | 0.25 | —      | —   | 0.25 | —      | —   | 0.25 | UI   |

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 3 of 10)**

| Symbol/<br>Description                                            | Conditions                                                                           | I3     |     |      | C4     |     |      | C5, I5 |     |      | C6     |     |      | Unit |
|-------------------------------------------------------------------|--------------------------------------------------------------------------------------|--------|-----|------|--------|-----|------|--------|-----|------|--------|-----|------|------|
|                                                                   |                                                                                      | Min    | Typ | Max  | Min    | Typ | Max  | Min    | Typ | Max  | Min    | Typ | Max  |      |
| PCIe Receiver Jitter Tolerance (4)                                |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Total jitter at 2.5 Gbps (Gen1)                                   | Compliance pattern                                                                   | > 0.6  |     |      | > 0.6  |     |      | > 0.6  |     |      | > 0.6  |     |      | UI   |
| PCIe (Gen 1) Electrical Idle Detect Threshold (9)                 |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| VRX-IDLE-DETDIFF (p-p)                                            | Compliance pattern                                                                   | 65     | —   | 175  | 65     | —   | 175  | 65     | —   | 175  | 65     | —   | 175  | mV   |
| Serial RapidIO® (SRIO) Transmit Jitter Generation (5)             |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Deterministic jitter (peak-to-peak)                               | Data Rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | —      | —   | 0.17 | —      | —   | 0.17 | —      | —   | 0.17 | —      | —   | 0.17 | UI   |
| Total jitter (peak-to-peak)                                       | Data Rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | —      | —   | 0.35 | —      | —   | 0.35 | —      | —   | 0.35 | —      | —   | 0.35 | UI   |
| SRIO Receiver Jitter Tolerance (5)                                |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Deterministic jitter tolerance (peak-to-peak)                     | Data Rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | > 0.37 |     |      | > 0.37 |     |      | > 0.37 |     |      | > 0.37 |     |      | UI   |
| Combined deterministic and random jitter tolerance (peak-to-peak) | Data Rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | > 0.55 |     |      | > 0.55 |     |      | > 0.55 |     |      | > 0.55 |     |      | UI   |
| Sinusoidal jitter tolerance (peak-to-peak)                        | Jitter frequency = 22.1 KHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT  | > 8.5  |     |      | > 8.5  |     |      | > 8.5  |     |      | > 8.5  |     |      | UI   |
|                                                                   | Jitter frequency = 1.875 MHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | UI   |
|                                                                   | Jitter frequency = 20 MHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT    | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | UI   |
| GIGE Transmit Jitter Generation (6)                               |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Deterministic jitter (peak-to-peak)                               | Pattern = CRPAT                                                                      | —      | —   | 0.14 | —      | —   | 0.14 | —      | —   | 0.14 | —      | —   | 0.14 | UI   |

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 4 of 10)**

| Symbol/<br>Description                                                        | Conditions                                                                        | I3     |     |           | C4     |     |       | C5, I5 |     |       | C6     |     |       | Unit |
|-------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|--------|-----|-----------|--------|-----|-------|--------|-----|-------|--------|-----|-------|------|
|                                                                               |                                                                                   | Min    | Typ | Max       | Min    | Typ | Max   | Min    | Typ | Max   | Min    | Typ | Max   |      |
| Total jitter<br>(peak-to-peak)                                                | Pattern = CRPAT                                                                   | —      | —   | 0.27<br>9 | —      | —   | 0.279 | —      | —   | 0.279 | —      | —   | 0.279 | UI   |
| GIGE Receiver Jitter Tolerance (6)                                            |                                                                                   |        |     |           |        |     |       |        |     |       |        |     |       |      |
| Deterministic<br>jitter tolerance<br>(peak-to-peak)                           | Pattern = CJPAT                                                                   | > 0.4  |     |           | > 0.4  |     |       | > 0.4  |     |       | > 0.4  |     |       | UI   |
| Combined<br>deterministic and<br>random jitter<br>tolerance<br>(peak-to-peak) | Pattern = CJPAT                                                                   | > 0.66 |     |           | > 0.66 |     |       | > 0.66 |     |       | > 0.66 |     |       | UI   |
| HiGig Transmit Jitter Generation (7)                                          |                                                                                   |        |     |           |        |     |       |        |     |       |        |     |       |      |
| Deterministic<br>jitter<br>(peak-to-peak)                                     | Data rate =<br>3.75 Gbps<br>Pattern = CJPAT                                       | —      | —   | 0.17      | —      | —   | 0.17  | —      | —   | —     | —      | —   | —     | UI   |
| Total jitter<br>(peak-to-peak)                                                | Data rate =<br>3.75 Gbps<br>Pattern = CJPAT                                       | —      | —   | 0.35      | —      | —   | 0.35  | —      | —   | —     | —      | —   | —     | UI   |
| HiGig Receiver Jitter Tolerance (7)                                           |                                                                                   |        |     |           |        |     |       |        |     |       |        |     |       |      |
| Deterministic<br>jitter tolerance<br>(peak-to-peak)                           | Data rate =<br>3.75 Gbps<br>Pattern = CJPAT                                       | > 0.37 |     |           | > 0.37 |     |       | —      | —   | —     | —      | —   | —     | UI   |
| Combined<br>deterministic and<br>random jitter<br>tolerance<br>(peak-to-peak) | Data rate =<br>3.75 Gbps<br>Pattern = CJPAT                                       | > 0.65 |     |           | > 0.65 |     |       | —      | —   | —     | —      | —   | —     | UI   |
| Sinusoidal jitter<br>tolerance<br>(peak-to-peak)                              | Jitter frequency =<br>22.1 KHz<br><br>Data rate =<br>3.75 Gbps<br>Pattern = CJPAT | > 8.5  |     |           | > 8.5  |     |       | —      | —   | —     | —      | —   | —     | UI   |
|                                                                               | Jitter frequency =<br>1.875MHz<br><br>Data rate =<br>3.75 Gbps<br>Pattern = CJPAT | > 0.1  |     |           | > 0.1  |     |       | —      | —   | —     | —      | —   | —     | UI   |
|                                                                               | Jitter frequency =<br>20 MHz<br><br>Data rate =<br>3.75 Gbps<br>Pattern = CJPAT   | > 0.1  |     |           | > 0.1  |     |       | —      | —   | —     | —      | —   | —     | UI   |

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 6 of 10)**

| Symbol/<br>Description                          | Conditions                                                                             | I3  |        |      | C4  |        |      | C5, I5 |        |      | C6  |        |      | Unit |
|-------------------------------------------------|----------------------------------------------------------------------------------------|-----|--------|------|-----|--------|------|--------|--------|------|-----|--------|------|------|
|                                                 |                                                                                        | Min | Typ    | Max  | Min | Typ    | Max  | Min    | Typ    | Max  | Min | Typ    | Max  |      |
| Sinusoidal jitter tolerance (peak-to-peak)      | Jitter frequency = 20 KHz<br>Data rate = 1.485 Gbps (HD)<br>Pattern = 75% color bar    |     | > 1    |      |     | > 1    |      |        | > 1    |      |     | > 1    |      | UI   |
|                                                 | Jitter frequency = 100 KHz<br>Data rate = 1.485 Gbps (HD)<br>Pattern = 75% color bar   |     | > 0.2  |      |     | > 0.2  |      |        | > 0.2  |      |     | > 0.2  |      | UI   |
|                                                 | Jitter frequency = 148.5 MHz<br>Data rate = 1.485 Gbps (HD)<br>Pattern = 75% color bar |     | > 0.2  |      |     | > 0.2  |      |        | > 0.2  |      |     | > 0.2  |      | UI   |
| <b>SATA Transmit Jitter Generation (10)</b>     |                                                                                        |     |        |      |     |        |      |        |        |      |     |        |      |      |
| Total jitter at 1.5 Gbps (G1)                   | Compliance pattern                                                                     | —   | —      | 0.55 | —   | —      | 0.55 | —      | —      | 0.55 | —   | —      | 0.55 | UI   |
| Deterministic jitter at 1.5 Gbps (G1)           | Compliance pattern                                                                     | —   | —      | 0.35 | —   | —      | 0.35 | —      | —      | 0.35 | —   | —      | 0.35 | UI   |
| Total jitter at 3.0 Gbps (G2)                   | Compliance pattern                                                                     | —   | —      | 0.55 | —   | —      | 0.55 | —      | —      | 0.55 | —   | —      | 0.55 | UI   |
| Deterministic jitter at 3.0 Gbps (G2)           | Compliance pattern                                                                     | —   | —      | 0.35 | —   | —      | 0.35 | —      | —      | 0.35 | —   | —      | 0.35 | UI   |
| Total jitter at 6.0 Gbps (G3)                   | Compliance pattern                                                                     | —   | —      | 0.52 | —   | —      | —    | —      | —      | —    | —   | —      | —    | UI   |
| Random jitter at 6.0 Gbps (G3)                  | Compliance pattern                                                                     | —   | —      | 0.18 | —   | —      | —    | —      | —      | —    | —   | —      | —    | UI   |
| <b>SATA Receiver Jitter Tolerance (10)</b>      |                                                                                        |     |        |      |     |        |      |        |        |      |     |        |      |      |
| Total jitter tolerance at 1.5 Gbps (G1)         | Compliance pattern                                                                     |     | > 0.65 |      |     | > 0.65 |      |        | > 0.65 |      |     | > 0.65 |      | UI   |
| Deterministic jitter tolerance at 1.5 Gbps (G1) | Compliance pattern                                                                     |     | > 0.35 |      |     | > 0.35 |      |        | > 0.35 |      |     | > 0.35 |      | UI   |
| SSC modulation frequency at 1.5 Gbps (G1)       | Compliance pattern                                                                     |     | 33     |      |     | 33     |      |        | 33     |      |     | 33     |      | kHz  |

**Table 1–53. High-Speed I/O Specifications for Arria II GX Devices (Part 4 of 4)**

| Symbol                        | Conditions                                      | I3  |            | C4  |            | C5,I5 |            | C6  |            | Unit |
|-------------------------------|-------------------------------------------------|-----|------------|-----|------------|-------|------------|-----|------------|------|
|                               |                                                 | Min | Max        | Min | Max        | Min   | Max        | Min | Max        |      |
| $f_{\text{HSDR}}$ (data rate) | SERDES factor<br>J = 3 to 10                    | (3) | 945<br>(7) | (3) | 945<br>(7) | (3)   | 740<br>(7) | (3) | 640<br>(7) | Mbps |
|                               | SERDES factor<br>J = 2 (using<br>DDR registers) | (3) | (7)        | (3) | (7)        | (3)   | (7)        | (3) | (7)        | Mbps |
|                               | SERDES factor<br>J = 1 (using<br>SDR registers) | (3) | (7)        | (3) | (7)        | (3)   | (7)        | (3) | (7)        | Mbps |
| Soft-CDR PPM<br>tolerance     | Soft-CDR<br>mode                                | —   | 300        | —   | 300        | —     | 300        | —   | 300        | ±PPM |
| DPA run length                | DPA mode                                        | —   | 10,000     | —   | 10,000     | —     | 10,000     | —   | 10,000     | UI   |
| Sampling<br>window (SW)       | Non-DPA mode<br>(5)                             | —   | 300        | —   | 300        | —     | 350        | —   | 400        | ps   |

**Notes to Table 1–53:**

- (1)  $f_{\text{HCLK\_IN}} = f_{\text{HSDR}} / W$ . Use W to determine the supported selection of input reference clock frequencies for the desired data rate.
- (2) Applicable for interfacing with DPA receivers only. For interfacing with non-DPA receivers, you must calculate the leftover timing margin in the receiver by performing link timing closure analysis. For Arria II GX transmitter to Arria II GX non-DPA receiver, the maximum supported data rate is 945 Mbps. For data rates above 840 Mbps, perform PCB trace compensation by adjusting the PCB trace length for LVDS channels to improve channel-to-channel skews.
- (3) The minimum and maximum specification depends on the clock source (for example, PLL and clock pin) and the clock routing resource you use (global, regional, or local). The I/O differential buffer and input register do not have a minimum toggle rate.
- (4) The specification is only applicable under the influence of core noise.
- (5) Applicable for true LVDS using dedicated SERDES only.
- (6) Dedicated SERDES and DPA features are only available on the right banks.
- (7) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and the receiver sampling margin to determine the leftover timing margin.

Table 1–54 lists the high-speed I/O timing for Arria II GZ devices.

**Table 1–54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 1 of 3)**

| Symbol                                                                       | Conditions                            | C3, I3 |     |     | C4, I4 |     |     | Unit |
|------------------------------------------------------------------------------|---------------------------------------|--------|-----|-----|--------|-----|-----|------|
|                                                                              |                                       | Min    | Typ | Max | Min    | Typ | Max |      |
| Clock                                                                        |                                       |        |     |     |        |     |     |      |
| f <sub>HCLK_in</sub> (input clock frequency) true differential I/O standards | Clock boost factor<br>W = 1 to 40 (3) | 5      | —   | 717 | 5      | —   | 717 | MHz  |
| f <sub>HCLK_in</sub> (input clock frequency) single ended I/O standards (9)  | Clock boost factor<br>W = 1 to 40 (3) | 5      | —   | 717 | 5      | —   | 717 | MHz  |
| f <sub>HCLK_in</sub> (input clock frequency) single ended I/O standards (10) | Clock boost factor<br>W = 1 to 40 (3) | 5      | —   | 420 | 5      | —   | 420 | MHz  |

**Table 1-54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 2 of 3)**

| Symbol                                                                                                  | Conditions                                                                       | C3, I3 |     |         | C4, I4 |     |         | Unit |
|---------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------|--------|-----|---------|--------|-----|---------|------|
|                                                                                                         |                                                                                  | Min    | Typ | Max     | Min    | Typ | Max     |      |
| $f_{\text{HCLK\_OUT}}$ (output clock frequency)                                                         | —                                                                                | 5      | —   | 717 (7) | 5      | —   | 717 (7) | MHz  |
| <b>Transmitter</b>                                                                                      |                                                                                  |        |     |         |        |     |         |      |
| $f_{\text{HSDR}}$ (true LVDS output data rate)                                                          | SERDES factor, J = 3 to 10 (using dedicated SERDES) (8)                          | (4)    | —   | 1250    | (4)    | —   | 1250    | Mbps |
|                                                                                                         | SERDES factor J = 2, (using DDR registers)                                       | (4)    | —   | (5)     | (4)    | —   | (5)     | Mbps |
|                                                                                                         | SERDES factor J = 1, (uses an SDR register)                                      | (4)    | —   | (5)     | (4)    | —   | (5)     | Mbps |
| $f_{\text{HSDR}}$ (emulated LVDS_E_3R output data rate) (5)                                             | SERDES factor J = 4 to 10                                                        | (4)    | —   | 1152    | (4)    | —   | 800     | Mbps |
| $f_{\text{HSDR}}$ (emulated LVDS_E_1R output data rate)                                                 |                                                                                  | (4)    | —   | 200     | (4)    | —   | 200     | Mbps |
| $t_{\text{x Jitter}}$                                                                                   | Total jitter for data rate, 600 Mbps to 1.6 Gbps                                 | —      | —   | 160     | —      | —   | 160     | ps   |
|                                                                                                         | Total jitter for data rate, < 600 Mbps                                           | —      | —   | 0.1     | —      | —   | 0.1     | UI   |
| $t_{\text{x Jitter}}$ - emulated differential I/O standards with three external output resistor network | Total jitter for data rate, 600 Mbps to 1.25 Gbps                                | —      | —   | 300     | —      | —   | 325     | ps   |
|                                                                                                         | Total jitter for data rate < 600 Mbps                                            | —      | —   | 0.2     | —      | —   | 0.25    | UI   |
| $t_{\text{x Jitter}}$ - emulated differential I/O standards with one external output resistor network   | —                                                                                | —      | —   | 0.15    | —      | —   | 0.15    | UI   |
| $t_{\text{DUTY}}$                                                                                       | TX output clock duty cycle for both True and emulated differential I/O standards | 45     | 50  | 55      | 45     | 50  | 55      | %    |

**Table 1–54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 3 of 3)**

| Symbol                                                     | Conditions                                                                       | C3, I3 |     |       | C4, I4 |     |       | Unit  |
|------------------------------------------------------------|----------------------------------------------------------------------------------|--------|-----|-------|--------|-----|-------|-------|
|                                                            |                                                                                  | Min    | Typ | Max   | Min    | Typ | Max   |       |
| $t_{RISE} \text{ \& } t_{FALL}$                            | True differential I/O standards                                                  | —      | —   | 200   | —      | —   | 200   | ps    |
|                                                            | Emulated differential I/O standards with three external output resistor networks | —      | —   | 250   | —      | —   | 300   | ps    |
|                                                            | Emulated differential I/O standards with one external output resistor            | —      | —   | 500   | —      | —   | 500   | ps    |
| TCCS                                                       | True LVDS                                                                        | —      | —   | 100   | —      | —   | 100   | ps    |
|                                                            | Emulated LVDS_E_3R                                                               | —      | —   | 250   | —      | —   | 250   | ps    |
| <b>Receiver</b>                                            |                                                                                  |        |     |       |        |     |       |       |
| True differential I/O standards - $f_{HSDRDA}$ (data rate) | SERDES factor J = 3 to 10                                                        | 150    | —   | 1250  | 150    | —   | 1250  | Mbps  |
| $f_{HSDR}$ (data rate)                                     | SERDES factor J = 3 to 10                                                        | (4)    | —   | (6)   | (4)    | —   | (6)   | Mbps  |
|                                                            | SERDES factor J = 2, uses DDR registers                                          | (4)    | —   | (5)   | (4)    | —   | (5)   | Mbps  |
|                                                            | SERDES factor J = 1, uses an SDR register                                        | (4)    | —   | (5)   | (4)    | —   | (5)   | Mbps  |
| DPA run length                                             | DPA mode                                                                         | —      | —   | 10000 | —      | —   | 10000 | UI    |
| Soft-CDR PPM tolerance                                     | Soft-CDR mode                                                                    | —      | —   | 300   | —      | —   | 300   | ± PPM |
| Sampling Window (SW)                                       | Non-DPA mode                                                                     | —      | —   | 300   | —      | —   | 300   | ps    |

**Notes to Table 1–54:**

- (1) When J = 3 to 10, use the SERDES block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) Clock Boost Factor (W) is the ratio between input data rate to the input clock rate.
- (4) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (5) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (6) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and the receiver sampling margin to determine the maximum data rate supported.
- (7) This is achieved by using the LVDS and DPA clock network.
- (8) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (9) This only applies to DPA and soft-CDR modes.
- (10) This only applies to LVDS source synchronous mode.

Table 1–55 lists DPA lock time specifications for Arria II GX and GZ devices.

**Table 1-57. External Memory Interface Specifications for Arria II GX Devices (Part 2 of 2)**

| Frequency Mode | Frequency Range (MHz) |            |         | Resolution (°) | DQS Delay Buffer Mode (1) | Number of Delay Chains |
|----------------|-----------------------|------------|---------|----------------|---------------------------|------------------------|
|                | C4                    | I3, C5, I5 | C6      |                |                           |                        |
| 5              | 270-410               | 270-380    | 270-320 | 36             | High                      | 10                     |
| 6              | 320-450               | 320-410    | 320-370 | 45             | High                      | 8                      |

**Note to Table 1-57:**

(1) Low indicates a 6-bit DQS delay setting; high indicates a 5-bit DQS delay setting.

Table 1-58 lists the DLL frequency range specifications for Arria II GZ devices.

**Table 1-58. DLL Frequency Range Specifications for Arria II GZ Devices**

| Frequency Mode | Frequency Range (MHz) |         | Available Phase Shift  | DQS Delay Buffer Mode (1) | Number of Delay Chains |
|----------------|-----------------------|---------|------------------------|---------------------------|------------------------|
|                | -3                    | -4      |                        |                           |                        |
| 0              | 90-130                | 90-120  | 22.5°, 45°, 67.5°, 90° | Low                       | 16                     |
| 1              | 120-170               | 120-160 | 30°, 60°, 90°, 120°    | Low                       | 12                     |
| 2              | 150-210               | 150-200 | 36°, 72°, 108°, 144°   | Low                       | 10                     |
| 3              | 180-260               | 180-240 | 45°, 90°, 135°, 180°   | Low                       | 8                      |
| 4              | 240-320               | 240-290 | 30°, 60°, 90°, 120°    | High                      | 12                     |
| 5              | 290-380               | 290-360 | 36°, 72°, 108°, 144°   | High                      | 10                     |
| 6              | 360-450               | 360-450 | 45°, 90°, 135°, 180°   | High                      | 8                      |
| 7              | 470-630               | 470-590 | 60°, 120°, 180°, 240°  | High                      | 6                      |

**Note to Table 1-58:**

(1) Low indicates a 6-bit DQS delay setting; high indicates a 5-bit DQS delay setting.

Table 1-59 lists the DQS phase offset delay per stage for Arria II GX devices.

**Table 1-59. DQS Phase Offset Delay Per Setting for Arria II GX Devices (Note 1), (2), (3)**

| Speed Grade | Min | Max  | Unit |
|-------------|-----|------|------|
| C4          | 7.0 | 13.0 | ps   |
| I3, C5, I5  | 7.0 | 15.0 | ps   |
| C6          | 8.5 | 18.0 | ps   |

**Notes to Table 1-59:**

- (1) The valid settings for phase offset are -64 to +63 for frequency modes 0 to 3 and -32 to +31 for frequency modes 4 to 5.
- (2) The typical value equals the average of the minimum and maximum values.
- (3) The delay settings are linear.

Table 1–60 lists the DQS phase shift error for Arria II GX devices.

**Table 1–60. DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{DQS\_PSERR}$ ) for Arria II GX Devices (Note 1)**

| Number of DQS Delay Buffer | C4  | I3, C5, I5 | C6  | Unit |
|----------------------------|-----|------------|-----|------|
| 1                          | 26  | 30         | 36  | ps   |
| 2                          | 52  | 60         | 72  | ps   |
| 3                          | 78  | 90         | 108 | ps   |
| 4                          | 104 | 120        | 144 | ps   |

**Note to Table 1–60:**

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a C4 speed grade is  $\pm 78$  ps or  $\pm 39$  ps.

Table 1–61 lists the DQS phase shift error for Arria II GZ devices.

**Table 1–61. DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{DQS\_PSERR}$ ) for Arria II GZ Devices (Note 1)**

| Number of DQS Delay Buffer | –3  | –4  | Unit |
|----------------------------|-----|-----|------|
| 1                          | 28  | 30  | ps   |
| 2                          | 56  | 60  | ps   |
| 3                          | 84  | 90  | ps   |
| 4                          | 112 | 120 | ps   |

**Note to Table 1–61:**

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a 3 speed grade is  $\pm 84$  ps or  $\pm 42$  ps.

Table 1–62 lists the memory output clock jitter specifications for Arria II GX devices.

**Table 1–62. Memory Output Clock Jitter Specification for Arria II GX Devices (Note 1), (2), (3)**

| Parameter                    | Clock Network | Symbol          | –4   |     | –5   |     | –6   |     | Unit |
|------------------------------|---------------|-----------------|------|-----|------|-----|------|-----|------|
|                              |               |                 | Min  | Max | Min  | Max | Min  | Max |      |
| Clock period jitter          | Global        | $t_{JIT(per)}$  | -100 | 100 | -125 | 125 | -125 | 125 | ps   |
| Cycle-to-cycle period jitter | Global        | $t_{JIT(cc)}$   | -200 | 200 | -250 | 250 | -250 | 250 | ps   |
| Duty cycle jitter            | Global        | $t_{JIT(duty)}$ | -100 | 100 | -125 | 125 | -125 | 125 | ps   |

**Notes to Table 1–62:**

- (1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.
- (2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock network.
- (3) The memory output clock jitter stated in Table 1–62 is applicable when an input jitter of 30 ps is applied.

## IOE Programmable Delay

Table 1–66 lists the delay associated with each supported IOE programmable delay chain for Arria II GX devices.

**Table 1–66. IOE Programmable Delay for Arria II GX Devices**

| Parameter                                | Available Settings<br><i>(1)</i> | Minimum Offset<br><i>(2)</i> | Maximum Offset |       |       |            |       |       |       |       | Unit |
|------------------------------------------|----------------------------------|------------------------------|----------------|-------|-------|------------|-------|-------|-------|-------|------|
|                                          |                                  |                              | Fast Model     |       |       | Slow Model |       |       |       |       |      |
|                                          |                                  |                              | I3             | C4    | I5    | I3         | C4    | C5    | I5    | C6    |      |
| Output enable pin delay                  | 7                                | 0                            | 0.413          | 0.442 | 0.413 | 0.814      | 0.713 | 0.796 | 0.801 | 0.873 | ns   |
| Delay from output register to output pin | 7                                | 0                            | 0.339          | 0.362 | 0.339 | 0.671      | 0.585 | 0.654 | 0.661 | 0.722 | ns   |
| Input delay from pin to internal cell    | 52                               | 0                            | 1.494          | 1.607 | 1.494 | 2.895      | 2.520 | 2.733 | 2.775 | 2.944 | ns   |
| Input delay from pin to input register   | 52                               | 0                            | 1.493          | 1.607 | 1.493 | 2.896      | 2.503 | 2.732 | 2.774 | 2.944 | ns   |
| DQS bus to input register delay          | 4                                | 0                            | 0.074          | 0.076 | 0.074 | 0.140      | 0.124 | 0.147 | 0.147 | 0.167 | ns   |

**Notes to Table 1–66:**

- (1) The available setting for every delay chain starts with zero and ends with the specified maximum number of settings.
- (2) The minimum offset represented in the table does not include intrinsic delay.

Table 1–67 lists the IOE programmable delay settings for Arria II GZ devices.

**Table 1–67. IOE Programmable Delay for Arria II GZ Devices**

| Parameter | Available Settings<br><i>(1)</i> | Minimum Offset <i>(2)</i> | Maximum Offset |            |            |       |       |       | Unit |
|-----------|----------------------------------|---------------------------|----------------|------------|------------|-------|-------|-------|------|
|           |                                  |                           | Fast Model     |            | Slow Model |       |       |       |      |
|           |                                  |                           | Industrial     | Commercial | C3         | I3    | C4    | I4    |      |
| D1        | 15                               | 0                         | 0.462          | 0.505      | 0.795      | 0.801 | 0.857 | 0.864 | ns   |
| D2        | 7                                | 0                         | 0.234          | 0.232      | 0.372      | 0.371 | 0.407 | 0.405 | ns   |
| D3        | 7                                | 0                         | 1.700          | 1.769      | 2.927      | 2.948 | 3.157 | 3.178 | ns   |
| D4        | 15                               | 0                         | 0.508          | 0.554      | 0.882      | 0.889 | 0.952 | 0.959 | ns   |
| D5        | 15                               | 0                         | 0.472          | 0.500      | 0.799      | 0.817 | 0.875 | 0.882 | ns   |
| D6        | 6                                | 0                         | 0.186          | 0.195      | 0.319      | 0.321 | 0.345 | 0.347 | ns   |




**Notes to Table 1–67:**

- (1) You can set this value in the Quartus II software by selecting **D1**, **D2**, **D3**, **D4**, **D5**, and **D6** in the **Assignment Name** column.
- (2) Minimum offset does not include the intrinsic delay.

# Glossary

Table 1-68 lists the glossary for this chapter.

Table 1-68. Glossary (Part 1 of 4)

| Letter              | Subject                    | Definitions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A,<br>B,<br>C,<br>D | Differential I/O Standards | <p><i>Receiver Input Waveforms</i></p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{IH}</math></p> <p>Negative Channel (n) = <math>V_{IL}</math></p> <p>Ground</p> <p><b>Differential Waveform</b></p>  <p><math>p - n = 0\text{ V}</math></p> <p><i>Transmitter Output Waveforms</i></p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{OH}</math></p> <p>Negative Channel (n) = <math>V_{OL}</math></p> <p>Ground</p> <p><b>Differential Waveform</b></p>  <p><math>p - n = 0\text{ V}</math></p> |
|                     |                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|                     |                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|                     |                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| E,<br>F             | $f_{HSCLK}$                | Left/Right PLL input clock frequency.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|                     | $f_{HSDR}$                 | High-speed I/O block: Maximum/minimum LVDS data transfer rate ( $f_{HSDR} = 1/TUI$ ), non-DPA.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|                     | $f_{HSRDPA}$               | High-speed I/O block: Maximum/minimum LVDS data transfer rate ( $f_{HSRDPA} = 1/TUI$ ), DPA.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |

**Table 1-69. Document Revision History (Part 2 of 2)**

| Date          | Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|---------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| December 2010 | 4.0     | <ul style="list-style-type: none"> <li>■ Added Arria II GZ information.</li> <li>■ Added Table 1-61 with Arria II GX information.</li> <li>■ Updated Table 1-1, Table 1-2, Table 1-5, Table 1-6, Table 1-7, Table 1-11, Table 1-35, Table 1-37, Table 1-40, Table 1-42, Table 1-44, Table 1-45, Table 1-57, Table 1-61, and Table 1-63.</li> <li>■ Updated Figure 1-5.</li> <li>■ Updated for the Quartus II version 10.0 release.</li> <li>■ Updated the first paragraph for searchability.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                  |
| July 2010     | 3.0     | <ul style="list-style-type: none"> <li>■ Updated Table 1-1, Table 1-4, Table 1-16, Table 1-19, Table 1-21, Table 1-23, Table 1-25, Table 1-26, Table 1-30, and Table 1-35</li> <li>■ Added Table 1-27 and Table 1-29.</li> <li>■ Added I3 speed grade information to Table 1-19, Table 1-21, Table 1-22, Table 1-24, Table 1-25, Table 1-30, Table 1-32, Table 1-33, Table 1-34, and Table 1-35.</li> <li>■ Updated the “Operating Conditions” section.</li> <li>■ Removed “Preliminary” from Table 1-19, Table 1-21, Table 1-22, Table 1-23, Table 1-24, Table 1-25, Table 1-26, Table 1-28, Table 1-30, Table 1-32, Table 1-33, Table 1-34, and Figure 1-4.</li> <li>■ Minor text edits.</li> </ul> |
| March 2010    | 2.3     | <p>Updated for the Quartus II version 9.1 SP2 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1-3, Table 1-7, Table 1-19, Table 1-21, Table 1-22, Table 1-24, Table 1-25 and Table 1-33.</li> <li>■ Updated “Recommended Operating Conditions” section.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                   |
| February 2010 | 2.2     | Updated Table 1-19.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| February 2010 | 2.1     | <p>Updated for Arria II GX v9.1 SP1 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1-19, Table 1-23, Table 1-28, Table 1-30, and Table 1-33.</li> <li>■ Added Figure 1-5.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| November 2009 | 2.0     | <p>Updated for Arria II GX v9.1 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1-1, Table 1-4, Table 1-13, Table 1-14, Table 1-19, Table 1-15, Table 1-22, Table 1-24, and Table 1-28.</li> <li>■ Added Table 1-6 and Table 1-33.</li> <li>■ Added “Bus Hold” on page 1-5.</li> <li>■ Added “IOE Programmable Delay” section.</li> <li>■ Minor text edit.</li> </ul>                                                                                                                                                                                                                                                                                                             |
| June 2009     | 1.2     | <ul style="list-style-type: none"> <li>■ Updated Table 1-1, Table 1-3, Table 1-7, Table 1-8, Table 1-18, Table 1-23, Table 1-25, Table 1-26, Table 1-29, Table 1-30, Table 1-31, Table 1-32, and Table 1-33.</li> <li>■ Added Table 1-32.</li> <li>■ Updated Equation 1-1.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                 |
| March 2009    | 1.1     | Added “I/O Timing” section.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| February 2009 | 1.0     | Initial release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |