

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	1805
Number of Logic Elements/Cells	42959
Total RAM Bits	3517440
Number of I/O	364
Number of Gates	-
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/ep2agx45df29i5">https://www.e-xfl.com/product-detail/intel/ep2agx45df29i5</a>

**Table 1–6. Recommended Operating Conditions for Arria II GZ Devices (*Note 6*) (Part 2 of 2)**

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
$V_{CCL\_GXBLn}$ <i>(3)</i>	Transceiver clock power (left side)	—	1.05	1.1	1.15	V
$V_{CCL\_GXBRn}$ <i>(3)</i>	Transceiver clock power (right side)	—	1.05	1.1	1.15	V
$V_{CCH\_GXBLn}$ <i>(3)</i>	Transmitter output buffer power (left side)	—				
$V_{CCH\_GXBRn}$ <i>(3)</i>	Transmitter output buffer power (right side)	—	1.33/1.425	1.4/1.5 <i>(5)</i>	1.575	V
$T_J$	Operating junction temperature	Commercial	0	—	85	°C
		Industrial	-40	—	100	°C
$t_{RAMP}$	Power supply ramp time	Normal POR (PORSEL=0)	0.05	—	100	ms
		Fast POR (PORSEL=1)	0.05	—	4	ms

**Notes to Table 1–6:**

- (1) Altera recommends a 3.0-V nominal battery voltage when connecting  $V_{CCBAT}$  to a battery for volatile key backup. If you do not use the volatile security key, you may connect the  $V_{CCBAT}$  to either GND or a 3.0-V power supply.
- (2)  $V_{CCPD}$  must be 2.5 V when  $V_{CCIO}$  is 2.5, 1.8, 1.5, or 1.2 V.  $V_{CCPD}$  must be 3.0 V when  $V_{CCIO}$  is 3.0 V.
- (3)  $n = 0, 1,$  or  $2.$
- (4)  $V_{CCA\_L/R}$  must be connected to a 3.0-V supply if the clock multiplier unit (CMU) phase-locked loop (PLL), receiver clock data recovery (CDR), or both, are configured at a base data rate > 4.25 Gbps. For data rates up to 4.25 Gbps, you can connect  $V_{CCA\_L/R}$  to either 3.0 V or 2.5 V.
- (5)  $V_{CCH\_GXBL/R}$  must be connected to a 1.4-V supply if the transmitter channel data rate is > 6.5 Gbps. For data rates up to 6.5 Gbps, you can connect  $V_{CCH\_GXBL/R}$  to either 1.4 V or 1.5 V.
- (6) Transceiver power supplies do not have power-on-reset (POR) circuitry. After initial power-up, violating the transceiver power supply operating conditions could lead to unpredictable link behavior.

## DC Characteristics

This section lists the supply current, I/O pin leakage current, on-chip termination (OCT) accuracy and variation, input pin capacitance, internal weak pull-up and pull-down resistance, hot socketing, and Schmitt trigger input specifications.

### Supply Current

Standby current is the current the device draws after the device is configured with no inputs or outputs toggling and no activity in the device. Because these currents vary largely with the resources used, use the Microsoft Excel-based Early Power Estimator (EPE) to get supply current estimates for your design.

 For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter.

Table 1–19 lists the weak pull-up resistor values for Arria II GZ devices.

**Table 1–19. Internal Weak Pull-Up Resistor for Arria II GZ Devices (Note 1), (2)**

Symbol	Description	Conditions	Min	Typ	Max	Unit
$R_{PU}$	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled.	$V_{CCIO} = 3.0 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$
		$V_{CCIO} = 2.5 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$
		$V_{CCIO} = 1.8 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$
		$V_{CCIO} = 1.5 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$
		$V_{CCIO} = 1.2 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$

**Notes to Table 1–19:**

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25  $\text{k}\Omega$ .
- (3) Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

### Hot Socketing

Table 1–20 lists the hot-socketing specification for Arria II GX and GZ devices.

**Table 1–20. Hot Socketing Specifications for Arria II Devices**

Symbol	Description	Maximum
$I_{IOPIN(DC)}$	DC current per I/O pin	300 $\mu\text{A}$
$I_{IOPIN(AC)}$	AC current per I/O pin	8 mA (1)
$I_{XCVRTX(DC)}$	DC current per transceiver TX pin	100 mA
$I_{XCVRRX(DC)}$	DC current per transceiver RX pin	50 mA

**Note to Table 1–20:**

- (1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C \frac{dv}{dt}$ , in which “C” is I/O pin capacitance and “dv/dt” is slew rate.

### Schmitt Trigger Input

The Arria II GX device supports Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF\_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rates.

Table 1–21 lists the hysteresis specifications across the supported  $V_{CCIO}$  range for Schmitt trigger inputs in Arria II GX devices.

**Table 1–21. Schmitt Trigger Input Hysteresis Specifications for Arria II GX Devices**

Symbol	Description	Condition (V)	Minimum	Unit
$V_{Schmitt}$	Hysteresis for Schmitt trigger input	$V_{CCIO} = 3.3$	220	mV
		$V_{CCIO} = 2.5$	180	mV
		$V_{CCIO} = 1.8$	110	mV
		$V_{CCIO} = 1.5$	70	mV

**Table 1–26** lists the single-ended SSTL and HSTL I/O standard signal specifications for Arria II GX devices.

**Table 1–26. Single-Ended SSTL and HSTL I/O Standard Signal Specifications for Arria II GX Devices**

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-2 Class I	-0.3	V <sub>REF</sub> - 0.18	V <sub>REF</sub> + 0.18	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.35	V <sub>REF</sub> + 0.35	V <sub>TT</sub> - 0.57	V <sub>TT</sub> + 0.57	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> - 0.18	V <sub>REF</sub> + 0.18	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.35	V <sub>REF</sub> + 0.35	V <sub>TT</sub> - 0.76	V <sub>TT</sub> + 0.76	16.4	-16.4
SSTL-18 Class I	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.475	V <sub>TT</sub> + 0.475	6.7	-6.7
SSTL-18 Class II	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCIO</sub> - 0.28	13.4	-13.4
SSTL-15 Class I	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	8	-8
SSTL-15 Class II	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	16	-16
HSTL-18 Class I	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-18 Class II	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-15 Class I	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-15 Class II	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-12 Class I	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	8	-8
HSTL-12 Class II	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	14	-14

**Table 1–27** lists the single-ended SSTL and HSTL I/O standard signal specifications for Arria II GZ devices.

**Table 1–27. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Arria II GZ Devices (Part 1 of 2)**

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-2 Class I	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.57	V <sub>TT</sub> + 0.57	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.76	V <sub>TT</sub> + 0.76	16.2	-16.2
SSTL-18 Class I	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.475	V <sub>TT</sub> + 0.475	6.7	-6.7
SSTL-18 Class II	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCIO</sub> - 0.28	13.4	-13.4
SSTL-15 Class I	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	8	-8

**Table 1–34.** Transceiver Specifications for Arria II GX Devices (*Note 1*) (Part 5 of 7)

Symbol/ Description	Condition	I3			C4			C5 and I5			C6			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
LTD lock time (11)	—	0	100	4000	0	100	4000	0	100	4000	0	100	4000	ns
Data lock time from rx_ freqlocked (12)	—	—	—	4000	—	—	4000	—	—	4000	—	—	4000	ns
Programmable DC gain	DC Gain Setting = 0	—	0	—	—	0	—	—	0	—	—	0	—	dB
	DC Gain Setting = 1	—	3	—	—	3	—	—	3	—	—	3	—	dB
	DC Gain Setting = 2	—	6	—	—	6	—	—	6	—	—	6	—	dB
<b>Transmitter</b>														
Supported I/O Standards	1.5-V PCML													
Data rate	—	600	—	6375	600	—	3750	600	—	3750	600	—	3125	Mbps
V <sub>OCM</sub>	0.65 V setting	—	650	—	—	650	—	—	650	—	—	650	—	mV
Differential on-chip termination resistors	100-Ω setting	—	100	—	—	100	—	—	100	—	—	100	—	Ω
Return loss differential mode	PCIe	50 MHz to 1.25 GHz: -10dB												
	XAUJ	312 MHz to 625 MHz: -10dB 625 MHz to 3.125 GHz: -10dB/decade slope												
Return loss common mode	PCIe	50 MHz to 1.25 GHz: -6dB												
Rise time (2)	—	50	—	200	50	—	200	50	—	200	50	—	200	ps
Fall time	—	50	—	200	50	—	200	50	—	200	50	—	200	ps

**Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 3 of 5)**

Symbol/ Description	Conditions	–C3 and –I3 (1)			–C4 and –I4			Unit				
		Min	Typ	Max	Min	Typ	Max					
Receiver DC Coupling Support	—	For more information about receiver DC coupling support, refer to the “DC-Coupled Links” section in the <i>Transceiver Architecture for Arria II Devices</i> chapter.						—				
Differential on-chip termination resistors	85- $\Omega$ setting	85 $\pm$ 20%		85 $\pm$ 20%		$\Omega$		$\Omega$				
	100- $\Omega$ setting	100 $\pm$ 20%		100 $\pm$ 20%		$\Omega$		$\Omega$				
	120- $\Omega$ setting	120 $\pm$ 20%		120 $\pm$ 20%		$\Omega$		$\Omega$				
	150- $\Omega$ setting	150 $\pm$ 20%		150 $\pm$ 20%		$\Omega$		$\Omega$				
Differential and common mode return loss	PCIe (Gen 1 and Gen 2), XAUI, HiGig+, CEI SR/LR, SRIO SR/LR, CPRI LV/HV, OBSAI, SATA	Compliant						—				
Programmable PPM detector (9)	—	$\pm$ 62.5, 100, 125, 200, 250, 300, 500, 1,000						ppm				
Run length	—	—	—	200	—	—	200	UI				
Programmable equalization	—	—	—	16	—	—	16	dB				
t <sub>LTR</sub> (10)	—	—	—	75	—	—	75	$\mu$ s				
t <sub>LTD_Manual</sub> (11)	—	15	—	—	15	—	—	$\mu$ s				
t <sub>LTD_Manual</sub> (12)	—	—	—	4000	—	—	4000	ns				
t <sub>LTD_Auto</sub> (13)	—	—	—	4000	—	—	4000	ns				
Receiver CDR 3 dB Bandwidth in lock-to-data (LTD) mode	PCIe Gen1	2.0 - 3.5						MHz				
	PCIe Gen2	40 - 65						MHz				
	(OIF) CEI PHY at 6.375 Gbps	20 - 35						MHz				
	XAUI	10 - 18						MHz				
	SRIO 1.25 Gbps	10 - 18						MHz				
	SRIO 2.5 Gbps	10 - 18						MHz				
	SRIO 3.125 Gbps	6 - 10						MHz				
	GIGE	6 - 10						MHz				
	SONET OC12	3 - 6						MHz				
	SONET OC48	14 - 19						MHz				
Receiver buffer and CDR offset cancellation time (per channel)	—	—	—	17000	—	—	17000	recon fig_clk cycles				
Programmable DC gain	DC Gain Setting = 0	—	0	—	—	0	—	dB				
	DC Gain Setting = 1	—	3	—	—	3	—	dB				
	DC Gain Setting = 2	—	6	—	—	6	—	dB				

Table 1–37 lists the typical  $V_{OD}$  for TX term that equals  $100\ \Omega$  for Arria II GX and GZ devices.

**Table 1–37. Typical  $V_{OD}$  Setting, TX Termination =  $100\ \Omega$  for Arria II Devices**

Quartus II Setting	$V_{OD}$ Setting (mV)
1	400
2	600
3 (Arria II GZ)	700
4	800
5	900
6	1000
7	1200

Table 1–38 lists the typical transmitter pre-emphasis levels in dB for the first post tap under the following conditions: low-frequency data pattern (five 1s and five 0s) at 6.375 Gbps. The levels listed in Table 1–38 are a representation of possible pre-emphasis levels under these specified conditions only; the pre-emphasis levels may change with data pattern and data rate.

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Arria II GX HSSI HSPICE models.

**Table 1–38. Transmitter Pre-Emphasis Levels for Arria II GX Devices**

Arria II GX (Quartus II Software) First Post Tap Setting	Arria II GX (Quartus II Software) $V_{OD}$ Setting						
	1	2	4	5	6	7	Unit
0 (off)	0	0	0	0	0	0	—
1	0.7	0	0	0	0	0	dB
2	2.7	1.2	0.3	0	0	0	dB
3	4.9	2.4	1.2	0.8	0.5	0.2	dB
4	7.5	3.8	2.1	1.6	1.2	0.6	dB
5	—	5.3	3.1	2.4	1.8	1.1	dB
6	—	7	4.3	3.3	2.7	1.7	dB

**Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 2 of 2)**

Pre- Emphasis 1st Post-Tap Setting	V <sub>OD</sub> Setting							
	0	1	2	3	4	5	6	7
29	N/A	N/A	N/A	12.5	9.6	7.7	6.3	4.3
30	N/A	N/A	N/A	N/A	11.4	9	7.4	N/A
31	N/A	N/A	N/A	N/A	12.9	10	8.2	N/A

Table 1–40 lists the transceiver jitter specifications for all supported protocols for Arria II GX devices.

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 1 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
<b>SONET/SDH Transmit Jitter Generation (2)</b>														
Peak-to-peak jitter at 622.08 Mbps	Pattern = PRBS15	—	—	0.1	—	—	0.1	—	—	0.1	—	—	0.1	UI
RMS jitter at 622.08 Mbps	Pattern = PRBS15	—	—	0.01	—	—	0.01	—	—	0.01	—	—	0.01	UI
Peak-to-peak jitter at 2488.32 Mbps	Pattern = PRBS15	—	—	0.1	—	—	0.1	—	—	0.1	—	—	0.1	UI
RMS jitter at 2488.32 Mbps	Pattern = PRBS15	—	—	0.01	—	—	0.01	—	—	0.01	—	—	0.01	UI
<b>SONET/SDH Receiver Jitter Tolerance (2)</b>														
Jitter tolerance at 622.08 Mbps	Jitter frequency = 0.03 KHz Pattern = PRBS15	> 15			> 15			> 15			> 15			UI
	Jitter frequency = 25 KHZ Pattern = PRBS15	> 1.5			> 1.5			> 1.5			> 1.5			UI
	Jitter frequency = 250 KHz Pattern = PRBS15	> 0.15			> 0.15			> 0.15			> 0.15			UI

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (*Note 1*) (Part 5 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>SDI Transmitter Jitter Generation (8)</b>														
Alignment jitter (peak-to-peak)	Data rate = 1.485 Gbps (HD) pattern = Color Bar Low- frequency Roll-off = 100 KHz	0.2	—	—	0.2	—	—	0.2	—	—	0.2	—	—	UI
	Data rate = 2.97 Gbps (3G) pattern = Color bar Low- frequency Roll-off = 100 KHz	0.3	—	—	0.3	—	—	0.3	—	—	0.3	—	—	UI
<b>SDI Receiver Jitter Tolerance (8)</b>														
Sinusoidal jitter tolerance (peak-to-peak)	Jitter frequency = 15 KHz  Data rate = 2.97 Gbps (3G) Pattern = single line scramble color bar	> 2		> 2		> 2		> 2		> 2		> 2		UI
	Jitter frequency = 100 KHz  Data rate = 2.97 Gbps (3G) Pattern = single line scramble color bar	> 0.3		> 0.3		> 0.3		> 0.3		> 0.3		> 0.3		UI
	Jitter frequency = 148.5 MHz  Data rate = 2.97 Gbps (3G) Pattern = single line scramble color bar	> 0.3		> 0.3		> 0.3		> 0.3		> 0.3		> 0.3		UI

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 2 of 7)**

Symbol/ Description	Conditions	–C3 and –I3			–C4 and –I4			Unit
		Min	Typ	Max	Min	Typ	Max	
Jitter tolerance at 2488.32 Mbps	Jitter frequency = 0.06 KHz Pattern = PRBS15	> 15		> 15		> 15		UI
	Jitter frequency = 100 KHZ Pattern = PRBS15	> 1.5		> 1.5		> 1.5		UI
	Jitter frequency = 1 MHz Pattern = PRBS15	> 0.15		> 0.15		> 0.15		UI
	Jitter frequency = 10 MHz Pattern = PRBS15	> 0.15		> 0.15		> 0.15		UI
<b>Fibre Channel Transmit Jitter Generation (4), (5)</b>								
Total jitter FC-1	Pattern = CRPAT	—	—	0.23	—	—	0.23	UI
Deterministic jitter FC-1	Pattern = CRPAT	—	—	0.11	—	—	0.11	UI
Total jitter FC-2	Pattern = CRPAT	—	—	0.33	—	—	0.33	UI
Deterministic jitter FC-2	Pattern = CRPAT	—	—	0.2	—	—	0.2	UI
Total jitter FC-4	Pattern = CRPAT	—	—	0.52	—	—	0.52	UI
Deterministic jitter FC-4	Pattern = CRPAT	—	—	0.33	—	—	0.33	UI
<b>Fibre Channel Receiver Jitter Tolerance (4), (6)</b>								
Deterministic jitter FC-1	Pattern = CJTPAT	> 0.37		> 0.37		> 0.37		UI
Random jitter FC-1	Pattern = CJTPAT	> 0.31		> 0.31		> 0.31		UI
Sinusoidal jitter FC-1	Fc/25000	> 1.5		> 1.5		> 1.5		UI
	Fc/1667	> 0.1		> 0.1		> 0.1		UI
Deterministic jitter FC-2	Pattern = CJTPAT	> 0.33		> 0.33		> 0.33		UI
Random jitter FC-2	Pattern = CJTPAT	> 0.29		> 0.29		> 0.29		UI
Sinusoidal jitter FC-2	Fc/25000	> 1.5		> 1.5		> 1.5		UI
	Fc/1667	> 0.1		> 0.1		> 0.1		UI
Deterministic jitter FC-4	Pattern = CJTPAT	> 0.33		> 0.33		> 0.33		UI
Random jitter FC-4	Pattern = CJTPAT	> 0.29		> 0.29		> 0.29		UI
Sinusoidal jitter FC-4	Fc/25000	> 1.5		> 1.5		> 1.5		UI
	Fc/1667	> 0.1		> 0.1		> 0.1		UI
<b>XAU1 Transmit Jitter Generation (7)</b>								
Total jitter at 3.125 Gbps	Pattern = CJPAT	—	—	0.3	—	—	0.3	UI
Deterministic jitter at 3.125 Gbps	Pattern = CJPAT	—	—	0.17	—	—	0.17	UI
<b>XAU1 Receiver Jitter Tolerance (7)</b>								
Total jitter	—	> 0.65		> 0.65		> 0.65		UI
Deterministic jitter	—	> 0.37		> 0.37		> 0.37		UI

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 4 of 7)**

Symbol/ Description	Conditions	–C3 and –I3			–C4 and –I4			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>GIGE Receiver Jitter Tolerance (11)</b>								
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT			> 0.4			> 0.4	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT			> 0.66			> 0.66	UI
<b>HiGig Transmit Jitter Generation</b>								
Deterministic jitter (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT	—	—	0.17	—	—	—	UI
Total jitter (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT	—	—	0.35	—	—	—	UI
<b>HiGig Receiver Jitter Tolerance</b>								
Deterministic jitter tolerance (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT			> 0.37	—	—	—	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT			> 0.65	—	—	—	UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter frequency = 22.1 KHz Data rate = 3.75 Gbps Pattern = CJPAT			> 8.5	—	—	—	UI
	Jitter frequency = 22.1 KHz Data rate = 3.75 Gbps Pattern = CJPAT			> 0.1	—	—	—	UI
	Jitter frequency = 22.1 KHz Data rate = 3.75 Gbps Pattern = CJPAT			> 0.1	—	—	—	UI
<b>(OIF) CEI Transmitter Jitter Generation</b>								
Total jitter (peak-to-peak)	Data rate = 6.375 Gbps Pattern = PRBS15 BER = $10^{-12}$	—	—	0.3	—	—	0.3	UI
<b>(OIF) CEI Receiver Jitter Tolerance</b>								
Deterministic jitter tolerance (peak-to-peak)	Data rate = 6.375 Gbps Pattern = PRBS31 BER = $10^{-12}$			> 0.675	—	—	—	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data rate = 6.375 Gbps Pattern = PRBS31 BER = $10^{-12}$			> 0.988	—	—	—	UI

## Core Performance Specifications for the Arria II Device Family

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), embedded memory, configuration, and JTAG specifications for Arria II GX and GZ devices.

### Clock Tree Specifications

Table 1–42 lists the clock tree specifications for Arria II GX devices.

**Table 1–42. Clock Tree Performance for Arria II GX Devices**

Clock Network	Performance			Unit
	I3, C4	C5,I5	C6	
GCLK and RCLK	500	500	400	MHz
PCLK	420	350	280	MHz

Table 1–43 lists the clock tree specifications for Arria II GZ devices.

**Table 1–43. Clock Tree Performance for Arria II GZ Devices**

Clock Network	Performance		Unit
	-C3 and -I3	-C4 and -I4	
GCLK and RCLK	700	500	MHz
PCLK	500	450	MHz

### PLL Specifications

Table 1–44 lists the PLL specifications for Arria II GX devices.

**Table 1–44. PLL Specifications for Arria II GX Devices (Part 1 of 3)**

Symbol	Description	Min	Typ	Max	Unit
$f_{IN}$	Input clock frequency (from clock input pins residing in right/top/bottom banks) (-4 Speed Grade)	5	—	670 (1)	MHz
	Input clock frequency (from clock input pins residing in right/top/bottom banks) (-5 Speed Grade)	5	—	622 (1)	MHz
	Input clock frequency (from clock input pins residing in right/top/bottom banks) (-6 Speed Grade)	5	—	500 (1)	MHz
$f_{INPFD}$	Input frequency to the PFD	5	—	325	MHz
$f_{VCO}$	PLL VCO operating Range (2)	600	—	1,400	MHz
$f_{INDUTY}$	Input clock duty cycle	40	—	60	%
$f_{EINDUTY}$	External feedback clock input duty cycle	40	—	60	%
$t_{INCCJ}$ (3), (4)	Input clock cycle-to-cycle jitter (Frequency $\geq$ 100 MHz)	—	—	0.15	UI (p–p)
	Input clock cycle-to-cycle jitter (Frequency $\leq$ 100 MHz)	—	—	$\pm 750$	ps (p–p)

**Table 1–44. PLL Specifications for Arria II GX Devices (Part 2 of 3)**

<b>Symbol</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$f_{\text{OUT}}$	Output frequency for internal global or regional clock (-4 Speed Grade)	—	—	500	MHz
	Output frequency for internal global or regional clock (-5 Speed Grade)	—	—	500	MHz
	Output frequency for internal global or regional clock (-6 Speed Grade)	—	—	400	MHz
$f_{\text{OUT\_EXT}}$	Output frequency for external clock output (-4 Speed Grade)	—	—	670 (5)	MHz
	Output frequency for external clock output (-5 Speed Grade)	—	—	622 (5)	MHz
	Output frequency for external clock output (-6 Speed Grade)	—	—	500 (5)	MHz
$t_{\text{OUTDUTY}}$	Duty cycle for external clock output (when set to 50%)	45	50	55	%
$t_{\text{OUTPJ\_DC}}$	Dedicated clock output period jitter ( $f_{\text{OUT}} \geq 100$ MHz)	—	—	300	ps (p-p)
	Dedicated clock output period jitter ( $f_{\text{OUT}} < 100$ MHz)	—	—	30	mUI (p-p)
$t_{\text{OUTCCJ\_DC}}$	Dedicated clock output cycle-to-cycle jitter ( $f_{\text{OUT}} \geq 100$ MHz)	—	—	300	ps (p-p)
	Dedicated clock output cycle-to-cycle jitter ( $f_{\text{OUT}} < 100$ MHz)	—	—	30	mUI (p-p)
$f_{\text{OUTPJ\_IO}}$	Regular I/O clock output period jitter ( $f_{\text{OUT}} \geq 100$ MHz)	—	—	650	ps (p-p)
	Regular I/O clock output period jitter ( $f_{\text{OUT}} < 100$ MHz)	—	—	65	mUI (p-p)
$f_{\text{OUTCCJ\_IO}}$	Regular I/O clock output cycle-to-cycle jitter ( $f_{\text{OUT}} \geq 100$ MHz)	—	—	650	ps (p-p)
	Regular I/O clock output cycle-to-cycle jitter ( $f_{\text{OUT}} < 100$ MHz)	—	—	65	mUI (p-p)
$t_{\text{CONFIGPLL}}$	Time required to reconfigure PLL scan chains	—	3.5	—	SCANCLK cycles
$t_{\text{CONFIGPHASE}}$	Time required to reconfigure phase shift	—	1	—	SCANCLK cycles
$f_{\text{SCANCLK}}$	SCANCLK frequency	—	—	100	MHz
$t_{\text{LOCK}}$	Time required to lock from end of device configuration	—	—	1	ms
$t_{\text{DLLOCK}}$	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	—	—	1	ms
$f_{\text{CLBW}}$	PLL closed-loop low bandwidth	—	0.3	—	MHz
	PLL closed-loop medium bandwidth	—	1.5	—	MHz
	PLL closed-loop high bandwidth	—	4	—	MHz
$t_{\text{PLL\_PSERR}}$	Accuracy of PLL phase shift	—	—	$\pm 50$	ps
$t_{\text{ARESET}}$	Minimum pulse width on areset signal	10	—	—	ns

## DSP Block Specifications

Table 1–46 lists the DSP block performance specifications for Arria II GX devices.

**Table 1–46. DSP Block Performance Specifications for Arria II GX Devices (Note 1)**

Mode	Resources Used	Performance				Unit
	Number of Multipliers	C4	I3	C5,I5	C6	
9 × 9-bit multiplier	1	380	310	300	250	MHz
12 × 12-bit multiplier	1	380	310	300	250	MHz
18 × 18-bit multiplier	1	380	310	300	250	MHz
36 × 36-bit multiplier	1	350	270	270	220	MHz
18 × 36-bit high-precision multiplier adder mode	1	350	270	270	220	MHz
18 × 18-bit multiply accumulator	4	380	310	300	250	MHz
18 × 18-bit multiply adder	4	380	310	300	250	MHz
18 × 18-bit multiply adder-signed full precision	2	380	310	300	250	MHz
18 × 18-bit multiply adder with loopback (2)	2	275	220	220	180	MHz
36-bit shift (32-bit data)	1	350	270	270	220	MHz
Double mode	1	350	270	270	220	MHz

**Notes to Table 1–46:**

- (1) Maximum is for a fully-pipelined block with **Round** and **Saturation** disabled.
- (2) Maximum is for loopback input registers disabled, **Round** and **Saturation** disabled, pipeline and output registers enabled.

Table 1–47 lists the DSP block performance specifications for Arria II GZ devices.

**Table 1–47. DSP Block Performance Specifications for Arria II GZ Devices (Note 1) (Part 1 of 2)**

Mode	Resources Used	Performance		Unit
	Number of Multipliers	-3	-4	
9 × 9-bit multiplier	1	460	400	MHz
12 × 12-bit multiplier	1	500	440	MHz
18 × 18-bit multiplier	1	550	480	MHz
36 × 36-bit multiplier	1	440	380	MHz
18 × 18-bit multiply accumulator	4	440	380	MHz
18 × 18-bit multiply adder	4	470	410	MHz
18 × 18-bit multiply adder-signed full precision	2	450	390	MHz
18 × 18-bit multiply adder with loopback (2)	2	350	310	MHz
36-bit shift (32-bit data)	1	440	380	MHz

Table 1–49 lists the embedded memory block specifications for Arria II GZ devices.

**Table 1–49. Embedded Memory Block Performance Specifications for Arria II GZ Devices (Note 1)**

Memory	Mode	Resources Used		Performance			Unit
		ALUTs	TriMatrix Memory	C3	I3	C4	
MLAB (2)	Single port 64 × 10	0	1	500	500	450	450 MHz
	Simple dual-port 32 × 20	0	1	500	500	450	450 MHz
	Simple dual-port 64 × 10	0	1	500	500	450	450 MHz
	ROM 64 × 10	0	1	500	500	450	450 MHz
	ROM 32 × 20	0	1	500	500	450	450 MHz
M9K Block (2)	Single-port 256 × 36	0	1	540	540	475	475 MHz
	Simple dual-port 256 × 36	0	1	490	490	420	420 MHz
	Simple dual-port 256 × 36, with the read-during-write option set to <b>Old Data</b>	0	1	340	340	300	300 MHz
	True dual port 512 × 18	0	1	430	430	370	370 MHz
	True dual-port 512 × 18, with the read-during-write option set to <b>Old Data</b>	0	1	335	335	290	290 MHz
	ROM 1 Port	0	1	540	540	475	475 MHz
	ROM 2 Port	0	1	540	540	475	475 MHz
	Min Pulse Width (clock high time)	—	—	800	800	850	850 ps
	Min Pulse Width (clock low time)	—	—	625	625	690	690 ps
M144K Block (2)	Single-port 2K × 72	0	1	440	400	380	350 MHz
	Simple dual-port 2K × 72	0	1	435	375	385	325 MHz
	Simple dual-port 2K × 72, with the read-during-write option set to <b>Old Data</b>	0	1	240	225	205	200 MHz
	Simple dual-port 2K × 64 (with ECC)	0	1	300	295	255	250 MHz
	True dual-port 4K × 36	0	1	375	350	330	310 MHz
	True dual-port 4K × 36, with the read-during-write option set to <b>Old Data</b>	0	1	230	225	205	200 MHz
	ROM 1 Port	0	1	500	450	435	420 MHz
	ROM 2 Port	0	1	465	425	400	400 MHz
	Min Pulse Width (clock high time)	—	—	755	860	860	950 ps
	Min Pulse Width (clock low time)	—	—	625	690	690	690 ps

**Notes to Table 1–48:**

- (1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to 50% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
- (2) When you use the error detection CRC feature, there is no degradation in  $F_{MAX}$ .

**Table 1–53. High-Speed I/O Specifications for Arria II GX Devices (Part 2 of 4)**

<b>Symbol</b>	<b>Conditions</b>	<b>I3</b>		<b>C4</b>		<b>C5,I5</b>		<b>C6</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
<b>Transmitter</b>										
$f_{HSDR\_TX}$ (true LVDS output data rate)	SERDES factor, J = 3 to 10 (using dedicated SERDES)	150	1250 (2)	150	1250 (2)	150	1050 (2)	150	840	Mbps
	SERDES factor, J = 4 to 10 (using logic elements as SERDES)	(3)	945	(3)	945	(3)	840	(3)	740	Mbps
	SERDES factor, J = 2 (using DDR registers) and J = 1 (using SDR register)	(3)	(3)	(3)	(3)	(3)	(3)	(3)	(3)	Mbps
$f_{HSDR\_TX\_E3R}$ (emulated LVDS_E_3R output data rate) (7)	SERDES factor, J = 4 to 10	(3)	945	(3)	945	(3)	840	(3)	740	Mbps

**Table 1–54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 2 of 3)**

Symbol	Conditions	C3, I3			C4, I4			Unit
		Min	Typ	Max	Min	Typ	Max	
f <sub>HSCLK_OUT</sub> (output clock frequency)	—	5	—	717 (7)	5	—	717 (7)	MHz
<b>Transmitter</b>								
f <sub>HSDR</sub> (true LVDS output data rate)	SERDES factor, J = 3 to 10 (using dedicated SERDES) (8)	(4)	—	1250	(4)	—	1250	Mbps
	SERDES factor J = 2, (using DDR registers)	(4)	—	(5)	(4)	—	(5)	Mbps
	SERDES factor J = 1, (uses an SDR register)	(4)	—	(5)	(4)	—	(5)	Mbps
f <sub>HSDR</sub> (emulated LVDS_E_3R output data rate) (5)	SERDES factor J = 4 to 10	(4)	—	1152	(4)	—	800	Mbps
f <sub>HSDR</sub> (emulated LVDS_E_1R output data rate)		(4)	—	200	(4)	—	200	Mbps
t <sub>x Jitter</sub>	Total jitter for data rate, 600 Mbps to 1.6 Gbps	—	—	160	—	—	160	ps
	Total jitter for data rate, < 600 Mbps	—	—	0.1	—	—	0.1	UI
t <sub>x Jitter</sub> – emulated differential I/O standards with three external output resistor network	Total jitter for data rate, 600 Mbps to 1.25 Gbps	—	—	300	—	—	325	ps
	Total jitter for data rate < 600 Mbps	—	—	0.2	—	—	0.25	UI
t <sub>x Jitter</sub> – emulated differential I/O standards with one external output resistor network	—	—	—	0.15	—	—	0.15	UI
t <sub>DUTY</sub>	TX output clock duty cycle for both True and emulated differential I/O standards	45	50	55	45	50	55	%

Figure 1–6 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

**Figure 1–6. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for Arria II GZ Devices at a 1.25 Gbps Data Rate**




Table 1–56 lists the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

**Table 1–56. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for Arria II GZ Devices at 1.25 Gbps Data Rate**

Jitter Frequency (Hz)		Sinusoidal Jitter (UI)
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350

## External Memory Interface Specifications

For the maximum clock rate supported for Arria II GX and GZ device family, refer to the [External Memory Interface Spec Estimator](#) page on the Altera website.

Table 1–57 lists the external memory interface specifications for Arria II GX devices.

**Table 1–57. External Memory Interface Specifications for Arria II GX Devices (Part 1 of 2)**

Frequency Mode	Frequency Range (MHz)			Resolution (°)	DQS Delay Buffer Mode (1)	Number of Delay Chains
	C4	I3, C5, I5	C6			
0	90-140	90-130	90-110	22.5	Low	16
1	110-180	110-170	110-150	30	Low	12
2	140-220	140-210	140-180	36	Low	10
3	170-270	170-260	170-220	45	Low	8
4	220-340	220-310	220-270	30	High	12

## IOE Programmable Delay

Table 1–66 lists the delay associated with each supported IOE programmable delay chain for Arria II GX devices.

**Table 1–66. IOE Programmable Delay for Arria II GX Devices**

Parameter	Available Settings (1)	Minimum Offset (2)	Maximum Offset								Unit	
			Fast Model			Slow Model						
			I3	C4	I5	I3	C4	C5	I5	C6		
Output enable pin delay	7	0	0.413	0.442	0.413	0.814	0.713	0.796	0.801	0.873	ns	
Delay from output register to output pin	7	0	0.339	0.362	0.339	0.671	0.585	0.654	0.661	0.722	ns	
Input delay from pin to internal cell	52	0	1.494	1.607	1.494	2.895	2.520	2.733	2.775	2.944	ns	
Input delay from pin to input register	52	0	1.493	1.607	1.493	2.896	2.503	2.732	2.774	2.944	ns	
DQS bus to input register delay	4	0	0.074	0.076	0.074	0.140	0.124	0.147	0.147	0.167	ns	

**Notes to Table 1–66:**

- (1) The available setting for every delay chain starts with zero and ends with the specified maximum number of settings.
- (2) The minimum offset represented in the table does not include intrinsic delay.

Table 1–67 lists the IOE programmable delay settings for Arria II GZ devices.

**Table 1–67. IOE Programmable Delay for Arria II GZ Devices**

Parameter	Available Settings (1)	Minimum Offset (2)	Maximum Offset						Unit	
			Fast Model		Slow Model					
			Industrial	Commercial	C3	I3	C4	I4		
D1	15	0	0.462	0.505	0.795	0.801	0.857	0.864	ns	
D2	7	0	0.234	0.232	0.372	0.371	0.407	0.405	ns	
D3	7	0	1.700	1.769	2.927	2.948	3.157	3.178	ns	
D4	15	0	0.508	0.554	0.882	0.889	0.952	0.959	ns	
D5	15	0	0.472	0.500	0.799	0.817	0.875	0.882	ns	
D6	6	0	0.186	0.195	0.319	0.321	0.345	0.347	ns	

**Notes to Table 1–67:**

- (1) You can set this value in the Quartus II software by selecting D1, D2, D3, D4, D5, and D6 in the Assignment Name column.
- (2) Minimum offset does not include the intrinsic delay.

## I/O Timing

Altera offers two ways to determine I/O timing:

- Using the Microsoft Excel-based I/O Timing.
- Using the Quartus II Timing Analyzer.

The Microsoft Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.



The Microsoft Excel-based I/O Timing spreadsheet is downloadable from the [Literature: Arria II Devices](#) web page.

**Table 1–69. Document Revision History (Part 2 of 2)**

Date	Version	Changes
December 2010	4.0	<ul style="list-style-type: none"> <li>■ Added Arria II GZ information.</li> <li>■ Added Table 1–61 with Arria II GX information.</li> <li>■ Updated Table 1–1, Table 1–2, Table 1–5, Table 1–6, Table 1–7, Table 1–11, Table 1–35, Table 1–37, Table 1–40, Table 1–42, Table 1–44, Table 1–45, Table 1–57, Table 1–61, and Table 1–63.</li> <li>■ Updated Figure 1–5.</li> <li>■ Updated for the Quartus II version 10.0 release.</li> <li>■ Updated the first paragraph for searchability.</li> <li>■ Minor text edits.</li> </ul>
July 2010	3.0	<ul style="list-style-type: none"> <li>■ Updated Table 1–1, Table 1–4, Table 1–16, Table 1–19, Table 1–21, Table 1–23, Table 1–25, Table 1–26, Table 1–30, and Table 1–35</li> <li>■ Added Table 1–27 and Table 1–29.</li> <li>■ Added I3 speed grade information to Table 1–19, Table 1–21, Table 1–22, Table 1–24, Table 1–25, Table 1–30, Table 1–32, Table 1–33, Table 1–34, and Table 1–35.</li> <li>■ Updated the “Operating Conditions” section.</li> <li>■ Removed “Preliminary” from Table 1–19, Table 1–21, Table 1–22, Table 1–23, Table 1–24, Table 1–25, Table 1–26, Table 1–28, Table 1–30, Table 1–32, Table 1–33, Table 1–34, and Figure 1–4.</li> <li>■ Minor text edits.</li> </ul>
March 2010	2.3	<p>Updated for the Quartus II version 9.1 SP2 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1–3, Table 1–7, Table 1–19, Table 1–21, Table 1–22, Table 1–24, Table 1–25 and Table 1–33.</li> <li>■ Updated “Recommended Operating Conditions” section.</li> <li>■ Minor text edits.</li> </ul>
February 2010	2.2	Updated Table 1–19.
February 2010	2.1	<p>Updated for Arria II GX v9.1 SP1 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1–19, Table 1–23, Table 1–28, Table 1–30, and Table 1–33.</li> <li>■ Added Figure 1–5.</li> <li>■ Minor text edits.</li> </ul>
November 2009	2.0	<p>Updated for Arria II GX v9.1 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1–1, Table 1–4, Table 1–13, Table 1–14, Table 1–19, Table 1–15, Table 1–22, Table 1–24, and Table 1–28.</li> <li>■ Added Table 1–6 and Table 1–33.</li> <li>■ Added “Bus Hold” on page 1–5.</li> <li>■ Added “IOE Programmable Delay” section.</li> <li>■ Minor text edit.</li> </ul>
June 2009	1.2	<ul style="list-style-type: none"> <li>■ Updated Table 1–1, Table 1–3, Table 1–7, Table 1–8, Table 1–18, Table 1–23, Table 1–25, Table 1–26, Table 1–29, Table 1–30, Table 1–31, Table 1–32, and Table 1–33.</li> <li>■ Added Table 1–32.</li> <li>■ Updated Equation 1–1.</li> </ul>
March 2009	1.1	Added “I/O Timing” section.
February 2009	1.0	Initial release.