




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                     |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                            |
| Number of LABs/CLBs            | 2530                                                                                                                                |
| Number of Logic Elements/Cells | 60214                                                                                                                               |
| Total RAM Bits                 | 5371904                                                                                                                             |
| Number of I/O                  | 252                                                                                                                                 |
| Number of Gates                | -                                                                                                                                   |
| Voltage - Supply               | 0.87V ~ 0.93V                                                                                                                       |
| Mounting Type                  | Surface Mount                                                                                                                       |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                  |
| Package / Case                 | 572-BGA, FCBGA                                                                                                                      |
| Supplier Device Package        | 572-FBGA, FC (25x25)                                                                                                                |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/ep2agx65df25i5n">https://www.e-xfl.com/product-detail/intel/ep2agx65df25i5n</a> |

## Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for Arria II GX and GZ devices. All supplies are required to monotonically reach their full-rail values without plateaus within  $t_{RAMP}$ .

Table 1–5 lists the recommended operating conditions for Arria II GX devices.

**Table 1–5. Recommended Operating Conditions for Arria II GX Devices (Note 1) (Part 1 of 2)**

| Symbol             | Description                                                                                 | Condition  | Minimum | Typical | Maximum    | Unit |
|--------------------|---------------------------------------------------------------------------------------------|------------|---------|---------|------------|------|
| $V_{CC}$           | Supplies power to the core, periphery, I/O registers, PCIe HIP block, and transceiver PCS   | —          | 0.87    | 0.90    | 0.93       | V    |
| $V_{CCCB}$         | Supplies power to the configuration RAM bits                                                | —          | 1.425   | 1.50    | 1.575      | V    |
| $V_{CCBAT}$<br>(2) | Battery back-up power supply for design security volatile key registers                     | —          | 1.2     | —       | 3.3        | V    |
| $V_{CCPD}$<br>(3)  | Supplies power to the I/O pre-drivers, differential input buffers, and MSEL circuitry       | —          | 3.135   | 3.3     | 3.465      | V    |
|                    |                                                                                             | —          | 2.85    | 3.0     | 3.15       | V    |
|                    |                                                                                             | —          | 2.375   | 2.5     | 2.625      | V    |
| $V_{CCIO}$         | Supplies power to the I/O banks (4)                                                         | —          | 3.135   | 3.3     | 3.465      | V    |
|                    |                                                                                             | —          | 2.85    | 3.0     | 3.15       | V    |
|                    |                                                                                             | —          | 2.375   | 2.5     | 2.625      | V    |
|                    |                                                                                             | —          | 1.71    | 1.8     | 1.89       | V    |
|                    |                                                                                             | —          | 1.425   | 1.5     | 1.575      | V    |
|                    |                                                                                             | —          | 1.14    | 1.2     | 1.26       | V    |
| $V_{CCD\_PLL}$     | Supplies power to the digital portions of the PLL                                           | —          | 0.87    | 0.90    | 0.93       | V    |
| $V_{CCA\_PLL}$     | Supplies power to the analog portions of the PLL and device-wide power management circuitry | —          | 2.375   | 2.5     | 2.625      | V    |
| $V_I$              | DC Input voltage                                                                            | —          | –0.5    | —       | 3.6        | V    |
| $V_O$              | Output voltage                                                                              | —          | 0       | —       | $V_{CCIO}$ | V    |
| $V_{CCA}$          | Supplies power to the transceiver PMA regulator                                             | —          | 2.375   | 2.5     | 2.625      | V    |
| $V_{CCL\_GXB}$     | Supplies power to the transceiver PMA TX, PMA RX, and clocking                              | —          | 1.045   | 1.1     | 1.155      | V    |
| $V_{CCH\_GXB}$     | Supplies power to the transceiver PMA output (TX) buffer                                    | —          | 1.425   | 1.5     | 1.575      | V    |
| $T_J$              | Operating junction temperature                                                              | Commercial | 0       | —       | 85         | °C   |
|                    |                                                                                             | Industrial | –40     | —       | 100        | °C   |

The calibration accuracy for calibrated series and parallel OCTs are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Table 1-13 lists the Arria II GZ OCT without calibration resistance tolerance to PVT changes.

**Table 1-13. OCT Without Calibration Resistance Tolerance Specifications for Arria II GZ Devices**

| Symbol                             | Description                                        | Conditions (V)               | Resistance Tolerance |       | Unit |
|------------------------------------|----------------------------------------------------|------------------------------|----------------------|-------|------|
|                                    |                                                    |                              | C3,I3                | C4,I4 |      |
| 25-Ω R <sub>S</sub><br>3.0 and 2.5 | 25-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 3.0, 2.5 | ± 40                 | ± 40  | %    |
| 25-Ω R <sub>S</sub><br>1.8 and 1.5 | 25-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 1.8, 1.5 | ± 40                 | ± 40  | %    |
| 25-Ω R <sub>S</sub><br>1.2         | 25-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 1.2      | ± 50                 | ± 50  | %    |
| 50-Ω R <sub>S</sub><br>3.0 and 2.5 | 50-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 3.0, 2.5 | ± 40                 | ± 40  | %    |
| 50-Ω R <sub>S</sub><br>1.8 and 1.5 | 50-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 1.8, 1.5 | ± 40                 | ± 40  | %    |
| 50-Ω R <sub>S</sub><br>1.2         | 50-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 1.2      | ± 50                 | ± 50  | %    |
| 100-Ω R <sub>D</sub><br>2.5        | 100-Ω internal<br>differential OCT                 | V <sub>CCIO</sub> = 2.5      | ± 25                 | ± 25  | %    |

OCT calibration is automatically performed at power up for OCT-enabled I/Os. When voltage and temperature conditions change after calibration, the resistance may change. Use Equation 1-1 and Table 1-14 to determine the OCT variation when voltage and temperature vary after power-up calibration for Arria II GX and GZ devices.

**Equation 1-1. OCT Variation (Note 1)**

$$R_{OCT} = R_{SCAL} \left( 1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

**Notes to Equation 1-1:**

- (1) R<sub>OCT</sub> value calculated from Equation 1-1 shows the range of OCT resistance with the variation of temperature and V<sub>CCIO</sub>.

Use the following with Equation 1-1:

- $R_{SCAL}$  is the OCT resistance value at power up.
- $\Delta T$  is the variation of temperature with respect to the temperature at power up.
- $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power up.
- $dR/dT$  is the percentage change of  $R_{SCAL}$  with temperature.
- $dR/dV$  is the percentage change of  $R_{SCAL}$  with voltage.

Table 1-14 lists the OCT variation with temperature and voltage after power-up calibration for Arria II GX devices.

**Table 1-14. OCT Variation after Power-up Calibration for Arria II GX Devices**

| Nominal Voltage $V_{CCIO}$ (V) | $dR/dT$ (%/°C) | $dR/dV$ (%/mV) |
|--------------------------------|----------------|----------------|
| 3.0                            | 0.262          | 0.035          |
| 2.5                            | 0.234          | 0.039          |
| 1.8                            | 0.219          | 0.086          |
| 1.5                            | 0.199          | 0.136          |
| 1.2                            | 0.161          | 0.288          |

Table 1-15 lists the OCT variation with temperature and voltage after power-up calibration for Arria II GZ devices.

**Table 1-15. OCT Variation after Power-Up Calibration for Arria II GZ Devices (Note 1)**

| Nominal Voltage, $V_{CCIO}$ (V) | $dR/dT$ (%/°C) | $dR/dV$ (%/mV) |
|---------------------------------|----------------|----------------|
| 3.0                             | 0.189          | 0.0297         |
| 2.5                             | 0.208          | 0.0344         |
| 1.8                             | 0.266          | 0.0499         |
| 1.5                             | 0.273          | 0.0744         |
| 1.2                             | 0.317          | 0.1241         |

**Note to Table 1-15:**

(1) Valid for  $V_{CCIO}$  range of  $\pm 5\%$  and temperature range of 0° to 85°C.

### Pin Capacitance

Table 1-16 lists the pin capacitance for Arria II GX devices.

**Table 1-16. Pin Capacitance for Arria II GX Devices**

| Symbol   | Description                                                                                                                      | Typical | Unit |
|----------|----------------------------------------------------------------------------------------------------------------------------------|---------|------|
| $C_{IO}$ | Input capacitance on I/O pins, dual-purpose pins (differential I/O, clock, $R_{up}$ , $R_{dn}$ ), and dedicated clock input pins | 7       | pF   |

Table 1-30 lists the HSTL I/O standards for Arria II GX devices.

**Table 1-30. Differential HSTL I/O Standards for Arria II GX Devices**

| I/O Standard        | V <sub>CCIO</sub> (V) |     |       | V <sub>DIF(DC)</sub> (V) |     | V <sub>X(AC)</sub> (V) |                         |      | V <sub>CM(DC)</sub> (V)  |                         |                          | V <sub>DIF(AC)</sub> (V) |     |
|---------------------|-----------------------|-----|-------|--------------------------|-----|------------------------|-------------------------|------|--------------------------|-------------------------|--------------------------|--------------------------|-----|
|                     | Min                   | Typ | Max   | Min                      | Max | Min                    | Typ                     | Max  | Min                      | Typ                     | Max                      | Min                      | Max |
| HSTL-18 Class I     | 1.71                  | 1.8 | 1.89  | 0.2                      | —   | 0.85                   | —                       | 0.95 | 0.88                     | —                       | 0.95                     | 0.4                      | —   |
| HSTL-15 Class I, II | 1.425                 | 1.5 | 1.575 | 0.2                      | —   | 0.71                   | —                       | 0.79 | 0.71                     | —                       | 0.79                     | 0.4                      | —   |
| HSTL-12 Class I, II | 1.14                  | 1.2 | 1.26  | 0.16                     | —   | —                      | 0.5 × V <sub>CCIO</sub> | —    | 0.48 × V <sub>CCIO</sub> | 0.5 × V <sub>CCIO</sub> | 0.52 × V <sub>CCIO</sub> | 0.3                      | —   |

Table 1-31 lists the HSTL I/O standards for Arria II GZ devices.

**Table 1-31. Differential HSTL I/O Standards for Arria II GZ Devices**

| I/O Standard        | V <sub>CCIO</sub> (V) |     |       | V <sub>DIF(DC)</sub> (V) |                         | V <sub>X(AC)</sub> (V) |                         |      | V <sub>CM(DC)</sub> (V) |                         |                         | V <sub>DIF(AC)</sub> (V) |                          |
|---------------------|-----------------------|-----|-------|--------------------------|-------------------------|------------------------|-------------------------|------|-------------------------|-------------------------|-------------------------|--------------------------|--------------------------|
|                     | Min                   | Typ | Max   | Min                      | Max                     | Min                    | Typ                     | Max  | Min                     | Typ                     | Max                     | Min                      | Max                      |
| HSTL-18 Class I     | 1.71                  | 1.8 | 1.89  | 0.2                      | —                       | 0.78                   | —                       | 1.12 | 0.78                    | —                       | 1.12                    | 0.4                      | —                        |
| HSTL-15 Class I, II | 1.425                 | 1.5 | 1.575 | 0.2                      | —                       | 0.68                   | —                       | 0.9  | 0.68                    | —                       | 0.9                     | 0.4                      | —                        |
| HSTL-12 Class I, II | 1.14                  | 1.2 | 1.26  | 0.16                     | V <sub>CCIO</sub> + 0.3 | —                      | 0.5 × V <sub>CCIO</sub> | —    | 0.4 × V <sub>CCIO</sub> | 0.5 × V <sub>CCIO</sub> | 0.6 × V <sub>CCIO</sub> | 0.3                      | V <sub>CCIO</sub> + 0.48 |

Table 1-32 lists the differential I/O standard specifications for Arria II GX devices.

**Table 1-32. Differential I/O Standard Specifications for Arria II GX Devices (Note 1)**

| I/O Standard  | V <sub>CCIO</sub> (V) |     |       | V <sub>ID</sub> (mV) |                          |     | V <sub>ICM</sub> (V) (2) |      | V <sub>OD</sub> (V) (3) |     |     | V <sub>OCM</sub> (V) |      |       |
|---------------|-----------------------|-----|-------|----------------------|--------------------------|-----|--------------------------|------|-------------------------|-----|-----|----------------------|------|-------|
|               | Min                   | Typ | Max   | Min                  | Cond.                    | Max | Min                      | Max  | Min                     | Typ | Max | Min                  | Typ  | Max   |
| 2.5 V LVDS    | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.05                     | 1.80 | 0.247                   | —   | 0.6 | 1.125                | 1.25 | 1.375 |
| RSDS (4)      | 2.375                 | 2.5 | 2.625 | —                    | —                        | —   | —                        | —    | 0.1                     | 0.2 | 0.6 | 0.5                  | 1.2  | 1.4   |
| Mini-LVDS (4) | 2.375                 | 2.5 | 2.625 | —                    | —                        | —   | —                        | —    | 0.25                    | —   | 0.6 | 1                    | 1.2  | 1.4   |
| LVPECL (5)    | 2.375                 | 2.5 | 2.625 | 300                  | —                        | —   | 0.6                      | 1.8  | —                       | —   | —   | —                    | —    | —     |
| BLVDS (6)     | 2.375                 | 2.5 | 2.625 | 100                  | —                        | —   | —                        | —    | —                       | —   | —   | —                    | —    | —     |

**Notes to Table 1-32:**

- (1) The 1.5 V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1-21.
- (2) V<sub>IN</sub> range: 0 ≤ V<sub>IN</sub> ≤ 1.85 V.
- (3) R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.
- (4) The RSDS and mini-LVDS I/O standards are only supported for differential outputs.
- (5) The LVPECL input standard is supported at the dedicated clock input pins (GCLK) only.
- (6) There are no fixed V<sub>ICM</sub>, V<sub>OD</sub>, and V<sub>OCM</sub> specifications for BLVDS. These specifications depend on the system topology.

Table 1–33 lists the differential I/O standard specifications for Arria II GZ devices.

**Table 1–33. Differential I/O Standard Specifications for Arria II GZ Devices (Note 1)**

| I/O Standard<br>(2) | V <sub>CCIO</sub> (V) |     |       | V <sub>ID</sub> (mV) |                          |     | V <sub>ICM(DC)</sub> (V) |           | V <sub>OD</sub> (V) (3) |     |     | V <sub>OCM</sub> (V) (3) |      |       |
|---------------------|-----------------------|-----|-------|----------------------|--------------------------|-----|--------------------------|-----------|-------------------------|-----|-----|--------------------------|------|-------|
|                     | Min                   | Typ | Max   | Min                  | Cond.                    | Max | Min                      | Max       | Min                     | Typ | Max | Min                      | Typ  | Max   |
| 2.5 V LVDS (HIO)    | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.05                     | 1.8       | 0.247                   | —   | 0.6 | 1.125                    | 1.25 | 1.375 |
| 2.5 V LVDS (VIO)    | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.05                     | 1.8       | 0.247                   | —   | 0.6 | 1                        | 1.25 | 1.5   |
| RSDS (HIO)          | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.3                      | 1.4       | 0.1                     | 0.2 | 0.6 | 0.5                      | 1.2  | 1.4   |
| RSDS (VIO)          | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.3                      | 1.4       | 0.1                     | 0.2 | 0.6 | 0.5                      | 1.2  | 1.5   |
| Mini-LVDS (HIO)     | 2.375                 | 2.5 | 2.625 | 200                  | —                        | 600 | 0.4                      | 1.32<br>5 | 0.25                    | —   | 0.6 | 1                        | 1.2  | 1.4   |
| Mini-LVDS (VIO)     | 2.375                 | 2.5 | 2.625 | 200                  | —                        | 600 | 0.4                      | 1.32<br>5 | 0.25                    | —   | 0.6 | 1                        | 1.2  | 1.5   |
| LVPECL              | 2.375                 | 2.5 | 2.625 | 300                  | —                        | —   | 0.6                      | 1.8       | —                       | —   | —   | —                        | —    | —     |
| BLVDS (4)           | 2.375                 | 2.5 | 2.625 | 100                  | —                        | —   | —                        | —         | —                       | —   | —   | —                        | —    | —     |

**Notes to Table 1–33:**

- (1) 1.4-V/1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1–21.
- (2) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
- (3) R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.
- (4) There are no fixed V<sub>ICM</sub>, V<sub>OD</sub>, and V<sub>OCM</sub> specifications for BLVDS. These specifications depend on the system topology.

## Power Consumption for the Arria II Device Family

Altera offers two ways to estimate power for a design:

- Using the Microsoft Excel-based Early Power Estimator
- Using the Quartus® II PowerPlay Power Analyzer feature

The interactive Microsoft Excel-based Early Power Estimator is typically used prior to designing the FPGA in order to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities which, when combined with detailed circuit models, can yield very accurate power estimates.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

**Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 2 of 7)**

| Symbol/<br>Description                                       | Condition                                  | I3             |                |      | C4             |                |      | C5 and I5      |                |      | C6             |                |      | Unit     |
|--------------------------------------------------------------|--------------------------------------------|----------------|----------------|------|----------------|----------------|------|----------------|----------------|------|----------------|----------------|------|----------|
|                                                              |                                            | Min            | Typ            | Max  | Min            | Typ            | Max  | Min            | Typ            | Max  | Min            | Typ            | Max  |          |
| Spread-spectrum downspread                                   | PCIe                                       | —              | 0 to –0.5%     | —    | —              | 0 to –0.5%     | —    | —              | 0 to –0.5%     | —    | —              | 0 to –0.5%     | —    | —        |
| On-chip termination resistors                                | —                                          | —              | 100            | —    | —              | 100            | —    | —              | 100            | —    | —              | 100            | —    | $\Omega$ |
| $V_{ICM}$ (AC coupled)                                       | —                                          | $1100 \pm 5\%$ |                |      | $1100 \pm 5\%$ |                |      | $1100 \pm 5\%$ |                |      | $1100 \pm 5\%$ |                |      | mV       |
| $V_{ICM}$ (DC coupled)                                       | HCSL I/O standard for PCIe reference clock | 250            | —              | 550  | 250            | —              | 550  | 250            | —              | 550  | 250            | —              | 550  | mV       |
| Transmitter REFCLK Phase Noise                               | 10 Hz                                      | —              | —              | -50  | —              | —              | -50  | —              | —              | -50  | —              | —              | -50  | dBc/Hz   |
|                                                              | 100 Hz                                     | —              | —              | -80  | —              | —              | -80  | —              | —              | -80  | —              | —              | -80  | dBc/Hz   |
|                                                              | 1 KHz                                      | —              | —              | -110 | —              | —              | -110 | —              | —              | -110 | —              | —              | -110 | dBc/Hz   |
|                                                              | 10 KHz                                     | —              | —              | -120 | —              | —              | -120 | —              | —              | -120 | —              | —              | -120 | dBc/Hz   |
|                                                              | 100 KHz                                    | —              | —              | -120 | —              | —              | -120 | —              | —              | -120 | —              | —              | -120 | dBc/Hz   |
|                                                              | $\geq 1$ MHz                               | —              | —              | -130 | —              | —              | -130 | —              | —              | -130 | —              | —              | -130 | dBc/Hz   |
| Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (3) | 10 KHz to 20 MHz                           | —              | —              | 3    | —              | —              | 3    | —              | —              | 3    | —              | —              | 3    | ps       |
| $R_{ref}$                                                    | —                                          | —              | $2000 \pm 1\%$ | —    | —              | $2000 \pm 1\%$ | —    | —              | $2000 \pm 1\%$ | —    | —              | $2000 \pm 1\%$ | —    | $\Omega$ |
| <b>Transceiver Clocks</b>                                    |                                            |                |                |      |                |                |      |                |                |      |                |                |      |          |
| Calibration block clock frequency (cal_blk_clk)              | —                                          | 10             | —              | 125  | 10             | —              | 125  | 10             | —              | 125  | 10             | —              | 125  | MHz      |

**Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 7 of 7)**

| Symbol/<br>Description    | Condition | I3                                 |     |     | C4  |     |     | C5 and I5 |     |     | C6  |     |     | Unit |
|---------------------------|-----------|------------------------------------|-----|-----|-----|-----|-----|-----------|-----|-----|-----|-----|-----|------|
|                           |           | Min                                | Typ | Max | Min | Typ | Max | Min       | Typ | Max | Min | Typ | Max |      |
| Digital reset pulse width | —         | Minimum is 2 parallel clock cycles |     |     |     |     |     |           |     |     |     |     |     |      |

**Notes to Table 1–34:**

- (1) For AC-coupled links, the on-chip biasing circuit is switched off before and during configuration. Ensure that input specifications are not violated during this period.
- (2) The rise/fall time is specified from 20% to 80%.
- (3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula:  
REFCLK rms phase jitter at f (MHz) = REFCLK rms phase jitter at 100 MHz \* 100/f.
- (4) The minimum `reconfig_clk` frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter only** mode. The minimum `reconfig_clk` frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode. For more information, refer to [AN 558: Implementing Dynamic Reconfiguration in Arria II Devices](#).
- (5) If your design uses more than one dynamic reconfiguration controller instances (`altgx_reconfig`) to control the transceiver channels (`altgx`) physically located on the same side of the device, and if you use different `reconfig_clk` sources for these `altgx_reconfig` instances, the delta time between any two of these `reconfig_clk` sources becoming stable must not exceed the maximum specification listed.
- (6) The device cannot tolerate prolonged operation at this absolute maximum.
- (7) You must use the 1.1-V RX  $V_{ICM}$  setting if the input serial data standard is LVDS and the link is DC-coupled.
- (8) The rate matcher supports only up to  $\pm 300$  parts per million (ppm).
- (9) Time taken to `rx_pll_locked` goes high from `rx_analogreset` de-assertion. Refer to [Figure 1–1](#).
- (10) The time in which the CDR must be kept in lock-to-reference mode after `rx_pll_locked` goes high and before `rx_locktodata` is asserted in manual mode. Refer to [Figure 1–1](#).
- (11) The time taken to recover valid data after the `rx_locktodata` signal is asserted in manual mode. Refer to [Figure 1–1](#).
- (12) The time taken to recover valid data after the `rx_freqlocked` signal goes high in automatic mode. Refer to [Figure 1–2](#).
- (13) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

**Table 1-35. Transceiver Specifications for Arria II GZ Devices (Part 2 of 5)**

| Symbol/<br>Description                                                                                 | Conditions                                                           | –C3 and –I3 (1)     |     |      | –C4 and –I4         |     |      | Unit |
|--------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------|---------------------|-----|------|---------------------|-----|------|------|
|                                                                                                        |                                                                      | Min                 | Typ | Max  | Min                 | Typ | Max  |      |
| Transceiver Clocks                                                                                     |                                                                      |                     |     |      |                     |     |      |      |
| Calibration block clock frequency (cal_blk_clk)                                                        | —                                                                    | 10                  | —   | 125  | 10                  | —   | 125  | MHz  |
| fixedclk clock frequency                                                                               | PCIe Receiver Detect                                                 | —                   | 125 | —    | —                   | 125 | —    | MHz  |
| reconfig_clk clock frequency                                                                           | Dynamic reconfiguration clock frequency                              | 2.5/<br>37.5<br>(4) | —   | 50   | 2.5/<br>37.5<br>(4) | —   | 50   | MHz  |
| Delta time between reconfig_clks (5)                                                                   | —                                                                    | —                   | —   | 2    | —                   | —   | 2    | ms   |
| Transceiver block minimum power-down (gxb_powerdown) pulse width                                       | —                                                                    | 1                   | —   | —    | 1                   | —   | —    | µs   |
| Receiver                                                                                               |                                                                      |                     |     |      |                     |     |      |      |
| Supported I/O Standards                                                                                | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS                 |                     |     |      |                     |     |      |      |
| Data rate (16)                                                                                         | —                                                                    | 600                 | —   | 6375 | 600                 | —   | 3750 | Mbps |
| Absolute V <sub>MAX</sub> for a receiver pin (6)                                                       | —                                                                    | —                   | —   | 1.6  | —                   | —   | 1.6  | V    |
| Operational V <sub>MAX</sub> for a receiver pin                                                        | —                                                                    | —                   | —   | 1.5  | —                   | —   | 1.5  | V    |
| Absolute V <sub>MIN</sub> for a receiver pin                                                           | —                                                                    | -0.4                | —   | —    | -0.4                | —   | —    | V    |
| Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration | —                                                                    | —                   | —   | 1.6  | —                   | —   | 1.6  | V    |
| Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration  | V <sub>ICM</sub> = 0.82 V setting                                    | —                   | —   | 2.7  | —                   | —   | 2.7  | V    |
|                                                                                                        | V <sub>ICM</sub> = 1.1 V setting (7)                                 | —                   | —   | 1.6  | —                   | —   | 1.6  | V    |
| Minimum differential eye opening at receiver serial input pins (8)                                     | Data Rate = 600 Mbps to 5 Gbps<br>Equalization = 0<br>DC gain = 0 dB | 100                 | —   | —    | 165                 | —   | —    | mV   |
|                                                                                                        | Data Rate > 5 Gbps<br>Equalization = 0<br>DC gain = 0 dB             | 165                 | —   | —    | 165                 | —   | —    | mV   |
| V <sub>ICM</sub>                                                                                       | V <sub>ICM</sub> = 0.82 V setting                                    | 820 ± 10%           |     |      | 820 ± 10%           |     |      | mV   |
|                                                                                                        | V <sub>ICM</sub> = 1.1 V setting (7)                                 | 1100 ± 10%          |     |      | 1100 ± 10%          |     |      | mV   |

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 2 of 10)**

| Symbol/<br>Description                   | Conditions                                         | I3     |     |      | C4     |     |      | C5, I5 |     |      | C6     |     |      | Unit |
|------------------------------------------|----------------------------------------------------|--------|-----|------|--------|-----|------|--------|-----|------|--------|-----|------|------|
|                                          |                                                    | Min    | Typ | Max  | Min    | Typ | Max  | Min    | Typ | Max  | Min    | Typ | Max  |      |
| Jitter tolerance at<br>2488.32 Mbps      | Jitter frequency =<br>0.06 KHz<br>Pattern = PRBS15 | > 15   |     |      | > 15   |     |      | > 15   |     |      | > 15   |     |      | UI   |
|                                          | Jitter frequency =<br>100 KHz<br>Pattern = PRBS15  | > 1.5  |     |      | > 1.5  |     |      | > 1.5  |     |      | > 1.5  |     |      | UI   |
|                                          | Jitter frequency =<br>1 MHz<br>Pattern = PRBS15    | > 0.15 |     |      | > 0.15 |     |      | > 0.15 |     |      | > 0.15 |     |      | UI   |
|                                          | Jitter frequency =<br>10 MHz<br>Pattern = PRBS15   | > 0.15 |     |      | > 0.15 |     |      | > 0.15 |     |      | > 0.15 |     |      | UI   |
| XAUI Transmit Jitter Generation (3)      |                                                    |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Total jitter at<br>3.125 Gbps            | Pattern = CJPAT                                    | —      | —   | 0.3  | —      | —   | 0.3  | —      | —   | 0.3  | —      | —   | 0.3  | UI   |
| Deterministic<br>jitter at<br>3.125 Gbps | Pattern = CJPAT                                    | —      | —   | 0.17 | —      | —   | 0.17 | —      | —   | 0.17 | —      | —   | 0.17 | UI   |
| XAUI Receiver Jitter Tolerance (3)       |                                                    |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Total jitter                             | —                                                  | > 0.65 |     |      | > 0.65 |     |      | > 0.65 |     |      | > 0.65 |     |      | UI   |
| Deterministic<br>jitter                  | —                                                  | > 0.37 |     |      | > 0.37 |     |      | > 0.37 |     |      | > 0.37 |     |      | UI   |
| Peak-to-peak<br>jitter                   | Jitter frequency =<br>22.1 KHz                     | > 8.5  |     |      | > 8.5  |     |      | > 8.5  |     |      | > 8.5  |     |      | UI   |
| Peak-to-peak<br>jitter                   | Jitter frequency =<br>1.875 MHz                    | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | UI   |
| Peak-to-peak<br>jitter                   | Jitter frequency =<br>20 MHz                       | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | UI   |
| PCIe Transmit Jitter Generation (4)      |                                                    |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Total jitter at<br>2.5 Gbps (Gen1)       | Compliance<br>pattern                              | —      | —   | 0.25 | —      | —   | 0.25 | —      | —   | 0.25 | —      | —   | 0.25 | UI   |

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 8 of 10)**

| Symbol/<br>Description                                     | Conditions                                               | I3     |     |           | C4     |     |       | C5, I5 |     |       | C6     |     |       | Unit |
|------------------------------------------------------------|----------------------------------------------------------|--------|-----|-----------|--------|-----|-------|--------|-----|-------|--------|-----|-------|------|
|                                                            |                                                          | Min    | Typ | Max       | Min    | Typ | Max   | Min    | Typ | Max   | Min    | Typ | Max   |      |
| CPRI Transmit Jitter Generation (11)                       |                                                          |        |     |           |        |     |       |        |     |       |        |     |       |      |
| Total jitter                                               | E.6.HV, E.12.HV<br>Pattern = CJPAT                       | —      | —   | 0.27<br>9 | —      | —   | 0.279 | —      | —   | 0.279 | —      | —   | 0.279 | UI   |
|                                                            | E.6.LV, E.12.LV,<br>E.24.LV, E.30.LV<br>Pattern = CJTPAT | —      | —   | 0.35      | —      | —   | 0.35  | —      | —   | 0.35  | —      | —   | 0.35  | UI   |
| Deterministic jitter                                       | E.6.HV, E.12.HV<br>Pattern = CJPAT                       | —      | —   | 0.14      | —      | —   | 0.14  | —      | —   | 0.14  | —      | —   | 0.14  | UI   |
|                                                            | E.6.LV, E.12.LV,<br>E.24.LV, E.30.LV<br>Pattern = CJTPAT | —      | —   | 0.17      | —      | —   | 0.17  | —      | —   | 0.17  | —      | —   | 0.17  | UI   |
| CPRI Receiver Jitter Tolerance (11)                        |                                                          |        |     |           |        |     |       |        |     |       |        |     |       |      |
| Total jitter tolerance                                     | E.6.HV, E.12.HV<br>Pattern = CJPAT                       | > 0.66 |     |           | > 0.66 |     |       | > 0.66 |     |       | > 0.66 |     |       | UI   |
| Deterministic jitter tolerance                             | E.6.HV, E.12.HV<br>Pattern = CJPAT                       | > 0.4  |     |           | > 0.4  |     |       | > 0.4  |     |       | > 0.4  |     |       | UI   |
| Total jitter tolerance                                     | E.6.LV, E.12.LV,<br>E.24.LV, E.30.LV<br>Pattern = CJTPAT | > 0.65 |     |           | > 0.65 |     |       | > 0.65 |     |       | > 0.65 |     |       | UI   |
|                                                            | E.60.LV<br>Pattern = PRBS31                              | > 0.6  |     |           | —      |     |       | —      |     |       | —      |     |       | UI   |
| Deterministic jitter tolerance                             | E.6.LV, E.12.LV,<br>E.24.LV, E.30.LV<br>Pattern = CJTPAT | > 0.37 |     |           | > 0.37 |     |       | > 0.37 |     |       | > 0.37 |     |       | UI   |
|                                                            | E.60.LV<br>Pattern = PRBS31                              | > 0.45 |     |           | —      |     |       | —      |     |       | —      |     |       | UI   |
| Combined deterministic and random jitter tolerance         | E.6.LV, E.12.LV,<br>E.24.LV, E.30.LV<br>Pattern = CJTPAT | > 0.55 |     |           | > 0.55 |     |       | > 0.55 |     |       | > 0.55 |     |       | UI   |
| OBSAI Transmit Jitter Generation (12)                      |                                                          |        |     |           |        |     |       |        |     |       |        |     |       |      |
| Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps         | REFCLK = 153.6 MHz<br>Pattern = CJPAT                    | —      | —   | 0.35      | —      | —   | 0.35  | —      | —   | 0.35  | —      | —   | 0.35  | UI   |
| Deterministic jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps | REFCLK = 153.6 MHz<br>Pattern = CJPAT                    | —      | —   | 0.17      | —      | —   | 0.17  | —      | —   | 0.17  | —      | —   | 0.17  | UI   |

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 2 of 7)**

| Symbol/<br>Description                            | Conditions                                      | –C3 and –I3 |     |      | –C4 and –I4 |     |      | Unit |
|---------------------------------------------------|-------------------------------------------------|-------------|-----|------|-------------|-----|------|------|
|                                                   |                                                 | Min         | Typ | Max  | Min         | Typ | Max  |      |
| Jitter tolerance at 2488.32 Mbps                  | Jitter frequency = 0.06 KHz<br>Pattern = PRBS15 | > 15        |     |      | > 15        |     |      | UI   |
|                                                   | Jitter frequency = 100 KHz<br>Pattern = PRBS15  | > 1.5       |     |      | > 1.5       |     |      | UI   |
|                                                   | Jitter frequency = 1 MHz<br>Pattern = PRBS15    | > 0.15      |     |      | > 0.15      |     |      | UI   |
|                                                   | Jitter frequency = 10 MHz<br>Pattern = PRBS15   | > 0.15      |     |      | > 0.15      |     |      | UI   |
| Fibre Channel Transmit Jitter Generation (4), (5) |                                                 |             |     |      |             |     |      |      |
| Total jitter FC-1                                 | Pattern = CRPAT                                 | —           | —   | 0.23 | —           | —   | 0.23 | UI   |
| Deterministic jitter FC-1                         | Pattern = CRPAT                                 | —           | —   | 0.11 | —           | —   | 0.11 | UI   |
| Total jitter FC-2                                 | Pattern = CRPAT                                 | —           | —   | 0.33 | —           | —   | 0.33 | UI   |
| Deterministic jitter FC-2                         | Pattern = CRPAT                                 | —           | —   | 0.2  | —           | —   | 0.2  | UI   |
| Total jitter FC-4                                 | Pattern = CRPAT                                 | —           | —   | 0.52 | —           | —   | 0.52 | UI   |
| Deterministic jitter FC-4                         | Pattern = CRPAT                                 | —           | —   | 0.33 | —           | —   | 0.33 | UI   |
| Fibre Channel Receiver Jitter Tolerance (4), (6)  |                                                 |             |     |      |             |     |      |      |
| Deterministic jitter FC-1                         | Pattern = CJTPAT                                | > 0.37      |     |      | > 0.37      |     |      | UI   |
| Random jitter FC-1                                | Pattern = CJTPAT                                | > 0.31      |     |      | > 0.31      |     |      | UI   |
| Sinusoidal jitter FC-1                            | Fc/25000                                        | > 1.5       |     |      | > 1.5       |     |      | UI   |
|                                                   | Fc/1667                                         | > 0.1       |     |      | > 0.1       |     |      | UI   |
| Deterministic jitter FC-2                         | Pattern = CJTPAT                                | > 0.33      |     |      | > 0.33      |     |      | UI   |
| Random jitter FC-2                                | Pattern = CJTPAT                                | > 0.29      |     |      | > 0.29      |     |      | UI   |
| Sinusoidal jitter FC-2                            | Fc/25000                                        | > 1.5       |     |      | > 1.5       |     |      | UI   |
|                                                   | Fc/1667                                         | > 0.1       |     |      | > 0.1       |     |      | UI   |
| Deterministic jitter FC-4                         | Pattern = CJTPAT                                | > 0.33      |     |      | > 0.33      |     |      | UI   |
| Random jitter FC-4                                | Pattern = CJTPAT                                | > 0.29      |     |      | > 0.29      |     |      | UI   |
| Sinusoidal jitter FC-4                            | Fc/25000                                        | > 1.5       |     |      | > 1.5       |     |      | UI   |
|                                                   | Fc/1667                                         | > 0.1       |     |      | > 0.1       |     |      | UI   |
| XAUI Transmit Jitter Generation (7)               |                                                 |             |     |      |             |     |      |      |
| Total jitter at 3.125 Gbps                        | Pattern = CJPAT                                 | —           | —   | 0.3  | —           | —   | 0.3  | UI   |
| Deterministic jitter at 3.125 Gbps                | Pattern = CJPAT                                 | —           | —   | 0.17 | —           | —   | 0.17 | UI   |
| XAUI Receiver Jitter Tolerance (7)                |                                                 |             |     |      |             |     |      |      |
| Total jitter                                      | —                                               | > 0.65      |     |      | > 0.65      |     |      | UI   |
| Deterministic jitter                              | —                                               | > 0.37      |     |      | > 0.37      |     |      | UI   |

**Table 1-41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 4 of 7)**

| Symbol/<br>Description                                            | Conditions                                                              | –C3 and –I3 |     |      | –C4 and –I4 |     |     | Unit |
|-------------------------------------------------------------------|-------------------------------------------------------------------------|-------------|-----|------|-------------|-----|-----|------|
|                                                                   |                                                                         | Min         | Typ | Max  | Min         | Typ | Max |      |
| GIGE Receiver Jitter Tolerance (11)                               |                                                                         |             |     |      |             |     |     |      |
| Deterministic jitter tolerance (peak-to-peak)                     | Pattern = CJPAT                                                         | > 0.4       |     |      | > 0.4       |     |     | UI   |
| Combined deterministic and random jitter tolerance (peak-to-peak) | Pattern = CJPAT                                                         | > 0.66      |     |      | > 0.66      |     |     | UI   |
| HiGig Transmit Jitter Generation                                  |                                                                         |             |     |      |             |     |     |      |
| Deterministic jitter (peak-to-peak)                               | Data rate = 3.75 Gbps<br>Pattern = CJPAT                                | —           | —   | 0.17 | —           | —   | —   | UI   |
| Total jitter (peak-to-peak)                                       | Data rate = 3.75 Gbps<br>Pattern = CJPAT                                | —           | —   | 0.35 | —           | —   | —   | UI   |
| HiGig Receiver Jitter Tolerance                                   |                                                                         |             |     |      |             |     |     |      |
| Deterministic jitter tolerance (peak-to-peak)                     | Data rate = 3.75 Gbps<br>Pattern = CJPAT                                | > 0.37      |     |      | —           | —   | —   | UI   |
| Combined deterministic and random jitter tolerance (peak-to-peak) | Data rate = 3.75 Gbps<br>Pattern = CJPAT                                | > 0.65      |     |      | —           | —   | —   | UI   |
| Sinusoidal jitter tolerance (peak-to-peak)                        | Jitter frequency = 22.1 KHz<br>Data rate = 3.75 Gbps<br>Pattern = CJPAT | > 8.5       |     |      | —           | —   | —   | UI   |
|                                                                   | Jitter frequency = 22.1 KHz<br>Data rate = 3.75 Gbps<br>Pattern = CJPAT | > 0.1       |     |      | —           | —   | —   | UI   |
|                                                                   | Jitter frequency = 22.1 KHz<br>Data rate = 3.75 Gbps<br>Pattern = CJPAT | > 0.1       |     |      | —           | —   | —   | UI   |
| (OIF) CEI Transmitter Jitter Generation                           |                                                                         |             |     |      |             |     |     |      |
| Total jitter (peak-to-peak)                                       | Data rate = 6.375 Gbps<br>Pattern = PRBS15 BER = 10 <sup>-12</sup>      | —           | —   | 0.3  | —           | —   | 0.3 | UI   |
| (OIF) CEI Receiver Jitter Tolerance                               |                                                                         |             |     |      |             |     |     |      |
| Deterministic jitter tolerance (peak-to-peak)                     | Data rate = 6.375 Gbps<br>Pattern = PRBS31 BER = 10 <sup>-12</sup>      | > 0.675     |     |      | —           | —   | —   | UI   |
| Combined deterministic and random jitter tolerance (peak-to-peak) | Data rate = 6.375 Gbps<br>Pattern = PRBS31 BER = 10 <sup>-12</sup>      | > 0.988     |     |      | —           | —   | —   | UI   |

**Table 1-44. PLL Specifications for Arria II GX Devices (Part 3 of 3)**

| Symbol                                            | Description                                                                         | Min | Typ | Max  | Unit      |
|---------------------------------------------------|-------------------------------------------------------------------------------------|-----|-----|------|-----------|
| $t_{CASC\_OUTJITTER\_PERIOD\_DEDCLK}$<br>(6), (7) | Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} \geq 100$ MHz) | —   | —   | 425  | ps (p-p)  |
|                                                   | Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} \leq 100$ MHz) | —   | —   | 42.5 | mUI (p-p) |

**Notes to Table 1-44:**

- (1)  $f_{IN}$  is limited by the I/O  $f_{MAX}$ .
- (2) The VCO frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.
- (3) A high-input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean-clock source, which is less than 200 ps.
- (4)  $F_{REF}$  is  $f_{IN}/N$  when  $N = 1$ .
- (5) This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.
- (6) Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 1-62 on page 1-70.
- (7) The cascaded PLL specification is only applicable with the following condition:
  - a. Upstream PLL:  $0.59 \text{ MHz} \leq \text{Upstream PLL BW} < 1 \text{ MHz}$
  - b. Downstream PLL:  $\text{Downstream PLL BW} > 2 \text{ MHz}$

Table 1-45 lists the PLL specifications for Arria II GZ devices when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range (-40° to 100°C).

**Table 1-45. PLL Specifications for Arria II GZ Devices (Part 1 of 2)**

| Symbol            | Parameter                                                                        | Min | Typ | Max     | Unit           |
|-------------------|----------------------------------------------------------------------------------|-----|-----|---------|----------------|
| $f_{IN}$          | Input clock frequency (-3 speed grade)                                           | 5   | —   | 717 (1) | MHz            |
|                   | Input clock frequency (-4 speed grade)                                           | 5   | —   | 717 (1) | MHz            |
| $f_{INPFD}$       | Input frequency to the PFD                                                       | 5   | —   | 325     | MHz            |
| $f_{VCO}$         | PLL VCO operating range (-3 speed grade)                                         | 600 | —   | 1,300   | MHz            |
|                   | PLL VCO operating range (-4 speed grade)                                         | 600 | —   | 1,300   | MHz            |
| $t_{EINDUTY}$     | Input clock or external feedback clock input duty cycle                          | 40  | —   | 60      | %              |
| $f_{OUT}$         | Output frequency for internal global or regional clock (-3 speed grade)          | —   | —   | 700 (2) | MHz            |
|                   | Output frequency for internal global or regional clock (-4 speed grade)          | —   | —   | 500 (2) | MHz            |
| $f_{OUT\_EXT}$    | Output frequency for external clock output (-3 speed grade)                      | —   | —   | 717 (2) | MHz            |
|                   | Output frequency for external clock output (-4 speed grade)                      | —   | —   | 717 (2) | MHz            |
| $t_{OUTDUTY}$     | Duty cycle for external clock output (when set to 50%)                           | 45  | 50  | 55      | %              |
| $t_{FCOMP}$       | External feedback clock compensation time                                        | —   | —   | 10      | ns             |
| $t_{CONFIGPLL}$   | Time required to reconfigure scan chain                                          | —   | 3.5 | —       | scanclk cycles |
| $t_{CONFIGPHASE}$ | Time required to reconfigure phase shift                                         | —   | 1   | —       | scanclk cycles |
| $f_{SCANCLK}$     | scanclk frequency                                                                | —   | —   | 100     | MHz            |
| $t_{LOCK}$        | Time required to lock from end-of-device configuration or de-assertion of areset | —   | —   | 1       | ms             |

**Table 1-45. PLL Specifications for Arria II GZ Devices (Part 2 of 2)**

| Symbol                                | Parameter                                                                                                | Min | Typ | Max  | Unit      |
|---------------------------------------|----------------------------------------------------------------------------------------------------------|-----|-----|------|-----------|
| $t_{\text{DLOCK}}$                    | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | —   | —   | 1    | ms        |
| $f_{\text{CLBW}}$                     | PLL closed-loop low bandwidth                                                                            | —   | 0.3 | —    | MHz       |
|                                       | PLL closed-loop medium bandwidth                                                                         | —   | 1.5 | —    | MHz       |
|                                       | PLL closed-loop high bandwidth (7)                                                                       | —   | 4   | —    | MHz       |
| $t_{\text{PLL\_PSERR}}$               | Accuracy of PLL phase shift                                                                              | —   | —   | ±50  | ps        |
| $t_{\text{ARESET}}$                   | Minimum pulse width on the $\text{areset}$ signal                                                        | 10  | —   | —    | ns        |
| $t_{\text{INCCJ}}$ (3), (4)           | Input clock cycle to cycle jitter ( $F_{\text{REF}} \geq 100$ MHz)                                       | —   | —   | 0.15 | UI (p-p)  |
|                                       | Input clock cycle to cycle jitter ( $F_{\text{REF}} < 100$ MHz)                                          | —   | —   | ±750 | ps (p-p)  |
| $t_{\text{OUTPJ\_DC}}$ (5)            | Period Jitter for dedicated clock output ( $F_{\text{OUT}} \geq 100$ MHz)                                | —   | —   | 175  | ps (p-p)  |
|                                       | Period Jitter for dedicated clock output ( $F_{\text{OUT}} < 100$ MHz)                                   | —   | —   | 17.5 | mUI (p-p) |
| $t_{\text{OUTCCJ\_DC}}$ (5)           | Cycle to Cycle Jitter for dedicated clock output ( $F_{\text{OUT}} \geq 100$ MHz)                        | —   | —   | 175  | ps (p-p)  |
|                                       | Cycle to Cycle Jitter for dedicated clock output ( $F_{\text{OUT}} < 100$ MHz)                           | —   | —   | 17.5 | mUI (p-p) |
| $t_{\text{OUTPJ\_IO}}$ (5), (8)       | Period Jitter for clock output on regular I/O ( $F_{\text{OUT}} \geq 100$ MHz)                           | —   | —   | 600  | ps (p-p)  |
|                                       | Period Jitter for clock output on regular I/O ( $F_{\text{OUT}} < 100$ MHz)                              | —   | —   | 60   | mUI (p-p) |
| $t_{\text{OUTCCJ\_IO}}$ (5), (8)      | Cycle to Cycle Jitter for clock output on regular I/O ( $F_{\text{OUT}} \geq 100$ MHz)                   | —   | —   | 600  | ps (p-p)  |
|                                       | Cycle to Cycle Jitter for clock output on regular I/O ( $F_{\text{OUT}} < 100$ MHz)                      | —   | —   | 60   | mUI (p-p) |
| $t_{\text{CASC\_OUTPJ\_DC}}$ (5), (6) | Period Jitter for dedicated clock output in cascaded PLLs ( $F_{\text{OUT}} \geq 100$ MHz)               | —   | —   | 250  | ps (p-p)  |
|                                       | Period Jitter for dedicated clock output in cascaded PLLs ( $F_{\text{OUT}} < 100$ MHz)                  | —   | —   | 25   | mUI (p-p) |
| $f_{\text{DRIFT}}$                    | Frequency drift after PFDENA is disabled for duration of 100 $\mu$ s                                     | —   | —   | ±10  | %         |

**Notes to Table 1-45:**

- (1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) This specification is limited by the lower of the two: I/O  $F_{\text{MAX}}$  or  $F_{\text{OUT}}$  of the PLL.
- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 120 ps.
- (4)  $F_{\text{REF}}$  is  $f_{\text{IN}}/N$  when  $N = 1$ .
- (5) Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in [Table 1-64 on page 1-71](#).
- (6) The cascaded PLL specification is only applicable with the following condition:
  - a. Upstream PLL:  $0.59 \text{ MHz} \leq \text{Upstream PLL BW} < 1 \text{ MHz}$
  - b. Downstream PLL:  $\text{Downstream PLL BW} > 2 \text{ MHz}$
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) External memory interface clock output jitter specifications use a different measurement method, which is available in [Table 1-63 on page 1-71](#).

**Table 1-53. High-Speed I/O Specifications for Arria II GX Devices (Part 3 of 4)**

| Symbol                                                     | Conditions                                                                                | I3  |       | C4  |       | C5,I5 |       | C6  |      | Unit |
|------------------------------------------------------------|-------------------------------------------------------------------------------------------|-----|-------|-----|-------|-------|-------|-----|------|------|
|                                                            |                                                                                           | Min | Max   | Min | Max   | Min   | Max   | Min | Max  |      |
| $t_{TX\_JITTER}$ (4)                                       | True LVDS with dedicated SERDES (data rate 600–1,250 Mbps)                                | —   | 175   | —   | 175   | —     | 225   | —   | 300  | ps   |
|                                                            | True LVDS with dedicated SERDES (data rate < 600 Mbps)                                    | —   | 0.105 | —   | 0.105 | —     | 0.135 | —   | 0.18 | UI   |
|                                                            | True LVDS and emulated LVDS_E_3R with logic elements as SERDES (data rate 600 – 945 Mbps) | —   | 260   | —   | 260   | —     | 300   | —   | 350  | ps   |
|                                                            | True LVDS and emulated LVDS_E_3R with logic elements as SERDES (data rate < 600 Mbps)     | —   | 0.16  | —   | 0.16  | —     | 0.18  | —   | 0.21 | UI   |
| $t_{TX\_DCD}$                                              | True LVDS and emulated LVDS_E_3R                                                          | 45  | 55    | 45  | 55    | 45    | 55    | 45  | 55   | %    |
| $t_{RISE}$ and $t_{FALL}$                                  | True LVDS and emulated LVDS_E_3R                                                          | —   | 200   | —   | 200   | —     | 225   | —   | 250  | ps   |
| TCCS                                                       | True LVDS (5)                                                                             | —   | 150   | —   | 150   | —     | 175   | —   | 200  | ps   |
|                                                            | Emulated LVDS_E_3R                                                                        | —   | 200   | —   | 200   | —     | 250   | —   | 300  | ps   |
| <b>Receiver (6)</b>                                        |                                                                                           |     |       |     |       |       |       |     |      |      |
| True differential I/O standards - $f_{HSDRPA}$ (data rate) | SERDES factor J = 3 to 10                                                                 | 150 | 1250  | 150 | 1250  | 150   | 1050  | 150 | 840  | Mbps |

**Table 1–53. High-Speed I/O Specifications for Arria II GX Devices (Part 4 of 4)**

| Symbol                        | Conditions                                      | I3  |            | C4  |            | C5,I5 |            | C6  |            | Unit |
|-------------------------------|-------------------------------------------------|-----|------------|-----|------------|-------|------------|-----|------------|------|
|                               |                                                 | Min | Max        | Min | Max        | Min   | Max        | Min | Max        |      |
| $f_{\text{HSDR}}$ (data rate) | SERDES factor<br>J = 3 to 10                    | (3) | 945<br>(7) | (3) | 945<br>(7) | (3)   | 740<br>(7) | (3) | 640<br>(7) | Mbps |
|                               | SERDES factor<br>J = 2 (using<br>DDR registers) | (3) | (7)        | (3) | (7)        | (3)   | (7)        | (3) | (7)        | Mbps |
|                               | SERDES factor<br>J = 1 (using<br>SDR registers) | (3) | (7)        | (3) | (7)        | (3)   | (7)        | (3) | (7)        | Mbps |
| Soft-CDR PPM<br>tolerance     | Soft-CDR<br>mode                                | —   | 300        | —   | 300        | —     | 300        | —   | 300        | ±PPM |
| DPA run length                | DPA mode                                        | —   | 10,000     | —   | 10,000     | —     | 10,000     | —   | 10,000     | UI   |
| Sampling<br>window (SW)       | Non-DPA mode<br>(5)                             | —   | 300        | —   | 300        | —     | 350        | —   | 400        | ps   |

**Notes to Table 1–53:**

- (1)  $f_{\text{HCLK\_IN}} = f_{\text{HSDR}} / W$ . Use W to determine the supported selection of input reference clock frequencies for the desired data rate.
- (2) Applicable for interfacing with DPA receivers only. For interfacing with non-DPA receivers, you must calculate the leftover timing margin in the receiver by performing link timing closure analysis. For Arria II GX transmitter to Arria II GX non-DPA receiver, the maximum supported data rate is 945 Mbps. For data rates above 840 Mbps, perform PCB trace compensation by adjusting the PCB trace length for LVDS channels to improve channel-to-channel skews.
- (3) The minimum and maximum specification depends on the clock source (for example, PLL and clock pin) and the clock routing resource you use (global, regional, or local). The I/O differential buffer and input register do not have a minimum toggle rate.
- (4) The specification is only applicable under the influence of core noise.
- (5) Applicable for true LVDS using dedicated SERDES only.
- (6) Dedicated SERDES and DPA features are only available on the right banks.
- (7) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and the receiver sampling margin to determine the leftover timing margin.

Table 1–54 lists the high-speed I/O timing for Arria II GZ devices.

**Table 1–54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 1 of 3)**

| Symbol                                                                       | Conditions                            | C3, I3 |     |     | C4, I4 |     |     | Unit |
|------------------------------------------------------------------------------|---------------------------------------|--------|-----|-----|--------|-----|-----|------|
|                                                                              |                                       | Min    | Typ | Max | Min    | Typ | Max |      |
| Clock                                                                        |                                       |        |     |     |        |     |     |      |
| f <sub>HCLK_in</sub> (input clock frequency) true differential I/O standards | Clock boost factor<br>W = 1 to 40 (3) | 5      | —   | 717 | 5      | —   | 717 | MHz  |
| f <sub>HCLK_in</sub> (input clock frequency) single ended I/O standards (9)  | Clock boost factor<br>W = 1 to 40 (3) | 5      | —   | 717 | 5      | —   | 717 | MHz  |
| f <sub>HCLK_in</sub> (input clock frequency) single ended I/O standards (10) | Clock boost factor<br>W = 1 to 40 (3) | 5      | —   | 420 | 5      | —   | 420 | MHz  |

Figure 1-6 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

**Figure 1-6. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for Arria II GZ Devices at a 1.25 Gbps Data Rate**




Table 1-56 lists the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

**Table 1-56. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for Arria II GZ Devices at 1.25 Gbps Data Rate**

| Jitter Frequency (Hz) |            | Sinusoidal Jitter (UI) |
|-----------------------|------------|------------------------|
| F1                    | 10,000     | 25.000                 |
| F2                    | 17,565     | 25.000                 |
| F3                    | 1,493,000  | 0.350                  |
| F4                    | 50,000,000 | 0.350                  |

## External Memory Interface Specifications

 For the maximum clock rate supported for Arria II GX and GZ device family, refer to the [External Memory Interface Spec Estimator](#) page on the Altera website.

Table 1-57 lists the external memory interface specifications for Arria II GX devices.

**Table 1-57. External Memory Interface Specifications for Arria II GX Devices (Part 1 of 2)**

| Frequency Mode | Frequency Range (MHz) |            |         | Resolution (°) | DQS Delay Buffer Mode <sup>(1)</sup> | Number of Delay Chains |
|----------------|-----------------------|------------|---------|----------------|--------------------------------------|------------------------|
|                | C4                    | I3, C5, I5 | C6      |                |                                      |                        |
| 0              | 90-140                | 90-130     | 90-110  | 22.5           | Low                                  | 16                     |
| 1              | 110-180               | 110-170    | 110-150 | 30             | Low                                  | 12                     |
| 2              | 140-220               | 140-210    | 140-180 | 36             | Low                                  | 10                     |
| 3              | 170-270               | 170-260    | 170-220 | 45             | Low                                  | 8                      |
| 4              | 220-340               | 220-310    | 220-270 | 30             | High                                 | 12                     |

**Table 1-57. External Memory Interface Specifications for Arria II GX Devices (Part 2 of 2)**

| Frequency Mode | Frequency Range (MHz) |            |         | Resolution (°) | DQS Delay Buffer Mode (1) | Number of Delay Chains |
|----------------|-----------------------|------------|---------|----------------|---------------------------|------------------------|
|                | C4                    | I3, C5, I5 | C6      |                |                           |                        |
| 5              | 270-410               | 270-380    | 270-320 | 36             | High                      | 10                     |
| 6              | 320-450               | 320-410    | 320-370 | 45             | High                      | 8                      |

**Note to Table 1-57:**

(1) Low indicates a 6-bit DQS delay setting; high indicates a 5-bit DQS delay setting.

Table 1-58 lists the DLL frequency range specifications for Arria II GZ devices.

**Table 1-58. DLL Frequency Range Specifications for Arria II GZ Devices**

| Frequency Mode | Frequency Range (MHz) |         | Available Phase Shift  | DQS Delay Buffer Mode (1) | Number of Delay Chains |
|----------------|-----------------------|---------|------------------------|---------------------------|------------------------|
|                | -3                    | -4      |                        |                           |                        |
| 0              | 90-130                | 90-120  | 22.5°, 45°, 67.5°, 90° | Low                       | 16                     |
| 1              | 120-170               | 120-160 | 30°, 60°, 90°, 120°    | Low                       | 12                     |
| 2              | 150-210               | 150-200 | 36°, 72°, 108°, 144°   | Low                       | 10                     |
| 3              | 180-260               | 180-240 | 45°, 90°, 135°, 180°   | Low                       | 8                      |
| 4              | 240-320               | 240-290 | 30°, 60°, 90°, 120°    | High                      | 12                     |
| 5              | 290-380               | 290-360 | 36°, 72°, 108°, 144°   | High                      | 10                     |
| 6              | 360-450               | 360-450 | 45°, 90°, 135°, 180°   | High                      | 8                      |
| 7              | 470-630               | 470-590 | 60°, 120°, 180°, 240°  | High                      | 6                      |

**Note to Table 1-58:**

(1) Low indicates a 6-bit DQS delay setting; high indicates a 5-bit DQS delay setting.

Table 1-59 lists the DQS phase offset delay per stage for Arria II GX devices.

**Table 1-59. DQS Phase Offset Delay Per Setting for Arria II GX Devices (Note 1), (2), (3)**

| Speed Grade | Min | Max  | Unit |
|-------------|-----|------|------|
| C4          | 7.0 | 13.0 | ps   |
| I3, C5, I5  | 7.0 | 15.0 | ps   |
| C6          | 8.5 | 18.0 | ps   |

**Notes to Table 1-59:**

- (1) The valid settings for phase offset are -64 to +63 for frequency modes 0 to 3 and -32 to +31 for frequency modes 4 to 5.
- (2) The typical value equals the average of the minimum and maximum values.
- (3) The delay settings are linear.

# Glossary

Table 1-68 lists the glossary for this chapter.

**Table 1-68. Glossary (Part 1 of 4)**





| Letter              | Subject                    | Definitions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|---------------------|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A,<br>B,<br>C,<br>D | Differential I/O Standards | <p><i>Receiver Input Waveforms</i></p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{IH}</math></p> <p>Negative Channel (n) = <math>V_{IL}</math></p> <p>Ground</p> <p><b>Differential Waveform</b></p>  <p><i>Transmitter Output Waveforms</i></p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{OH}</math></p> <p>Negative Channel (n) = <math>V_{OL}</math></p> <p>Ground</p> <p><b>Differential Waveform</b></p>  |
|                     |                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|                     |                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|                     |                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| E,<br>F             | $f_{HSCLK}$                | Left/Right PLL input clock frequency.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                     | $f_{HSDR}$                 | High-speed I/O block: Maximum/minimum LVDS data transfer rate ( $f_{HSDR} = 1/TUI$ ), non-DPA.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|                     | $f_{HS DRDPA}$             | High-speed I/O block: Maximum/minimum LVDS data transfer rate ( $f_{HS DRDPA} = 1/TUI$ ), DPA.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |

Table 1-68. Glossary (Part 2 of 4)

| Letter                          | Subject                    | Definitions                                                                                                                                                                                                                                                                                                                                                                 |
|---------------------------------|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| G,<br>H,<br>I,<br>J             | J                          | High-speed I/O block: Deserialization factor (width of parallel data bus).                                                                                                                                                                                                                                                                                                  |
|                                 | JTAG Timing Specifications | <p>JTAG Timing Specifications:</p>                                                                                                                                                                                                                                                        |
| K,<br>L,<br>M,<br>N,<br>O,<br>P | PLL Specifications         | <p>PLL Specification parameters:<br/><b>Diagram of PLL Specifications (1)</b></p>  <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>(1) CoreClock can only be fed by dedicated clock input pins or PLL outputs.</li> <li>(2) This is the VCO post-scale counter K.</li> </ol> |
| Q,<br>R                         | R <sub>L</sub>             | Receiver differential input discrete resistor (external to the Arria II device).                                                                                                                                                                                                                                                                                            |