
E·XFL

Intel - EP2AGX65DF29C6 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	2530
Number of Logic Elements/Cells	60214
Total RAM Bits	5371904
Number of I/O	364
Number of Gates	
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2agx65df29c6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
		4.0	100.000	%
		4.05	79.330	%
		4.1	46.270	%
		4.15	27.030	%
		4.2	15.800	%
		4.25	9.240	%
V _I (AC)	AC Input Voltage	4.3	5.410	%
		4.35	3.160	%
		4.4	1.850	%
		4.45	1.080	%
		4.5	0.630	%
		4.55	0.370	%
		4.6	0.220	%

 Table 1–3. Maximum Allowed Overshoot During Transitions for Arria II Devices

Maximum Allowed I/O Operating Frequency

Table 1–4 lists the maximum allowed I/O operating frequency for Arria II GX I/Os using the specified I/O standards to ensure device reliability.

I/O Standard	I/O Frequency (MHz)
HSTL-18 and HSTL-15	333
SSTL -15	400
SSTL-18	333
2.5-V LVCMOS	260
3.3-V and 3.0-V LVTTL	
3.3-V, 3.0-V, 1.8-V, and 1.5-V LVCMOS	250
PCI and PCI-X	230
SSTL-2	
1.2-V LVCMOS HSTL-12	200

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
+	t _{RAMP} Power Supply Ramp time	Normal POR	0.05		100	ms
LRAMP		Fast POR	0.05		4	ms

Notes to Table 1–5:

(1) For more information about supply pin connections, refer to the Arria II Device Family Pin Connection Guidelines.

(2) Altera recommends a 3.0-V nominal battery voltage when connecting V_{CCBAT} to a battery for volatile key backup. If you do not use the volatile security key, you may connect the V_{CCBAT} to either GND or a 3.0-V power supply.

(3) V_{CCPD} must be 2.5-V for I/O banks with 2.5-V and lower V_{CCIO} , 3.0-V for 3.0-V V_{CCIO} , and 3.3-V for 3.3-V V_{CCIO} .

(4) V_{CCI0} for 3C and 8C I/O banks where the configuration pins reside only supports 3.3-, 3.0-, 2.5-, or 1.8-V voltage levels.

Table 1–6 lists the recommended operating conditions for Arria II GZ devices.

Table 1–6. Recommended Operating Conditions for Arria II GZ Devices (Note 6) (Part 1 of 2)

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V _{CC}	Core voltage and periphery circuitry power supply	_	0.87	0.90	0.93	V
V _{CCCB}	Supplies power for the configuration RAM bits	_	1.45	1.50	1.55	V
V _{CCAUX}	Auxiliary supply	_	2.375	2.5	2.625	V
V (2)	I/O pre-driver (3.0 V) power supply	_	2.85	3.0	3.15	V
V _{CCPD} (2)	I/O pre-driver (2.5 V) power supply	—	2.375	2.5	2.625	V
	I/O buffers (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply	—	2.375	2.5	2.625	V
V _{CCIO}	I/O buffers (1.8 V) power supply	_	1.71	1.8	1.89	V
	I/O buffers (1.5 V) power supply	_	1.425	1.5	1.575	V
	I/O buffers (1.2 V) power supply	—	1.14	1.2	1.26	V
	Configuration pins (3.0 V) power supply	_	2.85	3.0	3.15	V
V _{CCPGM}	Configuration pins (2.5 V) power supply	_	2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	_	1.71	1.8	1.89	V
V _{CCA_PLL}	PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V
V _{CCD_PLL}	PLL digital voltage regulator power supply	_	0.87	0.90	0.93	V
V _{CC_CLKIN}	Differential clock input power supply	—	2.375	2.5	2.625	V
V _{CCBAT} (1)	Battery back-up power supply (For design security volatile key register)	_	1.2		3.3	V
VI	DC input voltage	_	-0.5	—	3.6	V
V ₀	Output voltage	_	0	—	V _{CCIO}	V
V _{CCA_L}	Transceiver high voltage power (left side)	_	0.05/0.075		0 1 5 /0 005	V
V _{CCA_R}	Transceiver high voltage power (right side)	_	2.85/2.375	3.0/2.5 (4)	3.15/2.625	v
V _{CCHIP_L}	Transceiver HIP digital power (left side)	-	0.87	0.9	0.93	V
V _{CCR_L}	Receiver power (left side)	—	1.05	1.1	1.15	V
V _{CCR_R}	Receiver power (right side)	—	1.05	1.1	1.15	V
V _{CCT_L}	Transmitter power (left side)	—	1.05	1.1	1.15	V
V _{CCT_R}	Transmitter power (right side)	_	1.05	1.1	1.15	V

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V _{CCL_GXBLn} (3)	Transceiver clock power (left side)	_	1.05	1.1	1.15	V
V _{CCL_GXBRn} (3)	Transceiver clock power (right side)	_	1.05	1.1	1.15	V
V _{CCH_GXBLn} (3)	Transmitter output buffer power (left side)—Transmitter output buffer power (right side)—		1 4/1 5 (5)	1.575	V	
V _{CCH_GXBRn} (3)			1.33/1.423	1.4/1.5 <i>(5)</i>	1.575	v
т	Operating junction temperature	Commercial	0	_	85	°C
TJ		Industrial	-40	_	100	°C
+	Power supply ramp time	Normal POR (PORSEL=0)	0.05	—	100	ms
t _{RAMP}		Fast POR (PORSEL=1)	0.05	_	4	ms

Notes to Table 1-6:

 Altera recommends a 3.0-V nominal battery voltage when connecting V_{CCBAT} to a battery for volatile key backup. If you do not use the volatile security key, you may connect the V_{CCBAT} to either GND or a 3.0-V power supply.

(2) V_{CCPD} must be 2.5 V when V_{CCI0} is 2.5, 1.8, 1.5, or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCI0} is 3.0 V.

(3) n = 0, 1, or 2.

(4) V_{CCA_L/R} must be connected to a 3.0-V supply if the clock multiplier unit (CMU) phase-locked loop (PLL), receiver clock data recovery (CDR), or both, are configured at a base data rate > 4.25 Gbps. For data rates up to 4.25 Gbps, you can connect V_{CCA_L/R} to either 3.0 V or 2.5 V.


- (5) V_{CCH_GXBL/R} must be connected to a 1.4-V supply if the transmitter channel data rate is > 6.5 Gbps. For data rates up to 6.5 Gbps, you can connect V_{CCH_GXBL/R} to either 1.4 V or 1.5 V.
- (6) Transceiver power supplies do not have power-on-reset (POR) circuitry. After initial power-up, violating the transceiver power supply operating conditions could lead to unpredictable link behavior.

DC Characteristics

This section lists the supply current, I/O pin leakage current, on-chip termination (OCT) accuracy and variation, input pin capacitance, internal weak pull-up and pull-down resistance, hot socketing, and Schmitt trigger input specifications.

Supply Current

Standby current is the current the device draws after the device is configured with no inputs or outputs toggling and no activity in the device. Because these currents vary largely with the resources used, use the Microsoft Excel-based Early Power Estimator (EPE) to get supply current estimates for your design.



The calibration accuracy for calibrated series and parallel OCTs are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Table 1–13 lists the Arria II GZ OCT without calibration resistance tolerance to PVT changes.

Ormula d	Description	Conditions (V)	Resistance	Tolerance	
Symbol			C3,I3	C4,14	Unit
25-Ω R _s 3.0 and 2.5	25-Ω internal series OCT without calibration	V _{CCI0} = 3.0, 2.5	± 40	± 40	%
25-Ω R _s 1.8 and 1.5	25-Ω internal series OCT without calibration	V _{CCIO} = 1.8, 1.5	± 40	± 40	%
25-Ω R _S 1.2	25-Ω internal series OCT without calibration	V _{CCI0} = 1.2	± 50	± 50	%
50-Ω R _S 3.0 and 2.5	50-Ω internal series OCT without calibration	V _{CCI0} = 3.0, 2.5	± 40	± 40	%
50-Ω R _S 1.8 and 1.5	50-Ω internal series OCT without calibration	V _{CCI0} = 1.8, 1.5	± 40	± 40	%
50-Ω R _S 1.2	50-Ω internal series OCT without calibration	V _{CCI0} = 1.2	± 50	± 50	%
100-Ω R _D 2.5	100-Ω internal differential OCT	V _{CCI0} = 2.5	± 25	± 25	%

OCT calibration is automatically performed at power up for OCT-enabled I/Os. When voltage and temperature conditions change after calibration, the resistance may change. Use Equation 1–1 and Table 1–14 to determine the OCT variation when voltage and temperature vary after power-up calibration for Arria II GX and GZ devices.

Equation 1–1. OCT Variation (Note 1)

$$R_{OCT} \,=\, R_{SCAL} \Big(1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

Notes to Equation 1–1:

(1) R_{OCT} value calculated from Equation 1–1shows the range of OCT resistance with the variation of temperature and V_{CCIO} .

Table 1–17 lists the pin capacitance for Arria II GZ devices.

Table 1–17. Pin Capacitance for Arria II GZ Devices

Symbol	Description	Typical	Unit
C _{IOTB}	Input capacitance on the top and bottom I/O pins	4	рF
C _{IOLR}	Input capacitance on the left and right I/O pins	4	pF
C _{CLKTB}	Input capacitance on the top and bottom non-dedicated clock input pins	4	рF
C _{CLKLR}	Input capacitance on the left and right non-dedicated clock input pins	4	pF
C _{OUTFB}	Input capacitance on the dual-purpose clock output and feedback pins	5	pF
$C_{CLK1},C_{CLK3},C_{CLK8},$ and C_{CLK10}	Input capacitance for dedicated clock input pins	2	pF

Internal Weak Pull-Up and Weak Pull-Down Resistors

Table 1–18 lists the weak pull-up and pull-down resistor values for Arria II GX devices.

Table 1–18. Internal Weak Pull-up and Weak Pull-Down Resistors for Arria II GX Devices (Note 1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$ (2)	7	25	41	kΩ
	Value of I/O pin pull-up resistor	$V_{CCIO} = 3.0 \text{ V} \pm 5\%$ (2)	7	28	47	kΩ
R _{PU}	before and during configuration, as well as user mode if the	$V_{CCIO} = 2.5 \text{ V} \pm 5\%$ (2)	8	35	61	kΩ
npu	programmable pull-up resistor	V _{CCI0} = 1.8 V ±5% (2)	10	57	108	kΩ
	option is enabled.	V _{CCI0} = 1.5 V ±5% (2)	13	82	163	kΩ
		V _{CCI0} = 1.2 V ±5% (2)	19	143	351	kΩ
		$V_{CCIO} = 3.3 \text{ V} \pm 5\%$	6	19	29	kΩ
		$V_{CCIO} = 3.0 \text{ V} \pm 5\%$	6	22	32	kΩ
R _{PD}	Value of TCK pin pull-down ^{PD} resistor	$V_{CCIO} = 2.5 \text{ V} \pm 5\%$	6	25	42	kΩ
		V _{CCI0} = 1.8 V ±5%	7	35	70	kΩ
		V _{CCI0} = 1.5 V ±5%	8	50	112	kΩ

Notes to Table 1–18:

(1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.

(2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .

Switching Characteristics

This section provides performance characteristics of the Arria II GX and GZ core and periphery blocks for commercial grade devices. The following tables are considered final and are based on actual silicon characterization and testing. These numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions.

Transceiver Performance Specifications

Table 1-34 lists the Arria II GX transceiver specifications.

Table 1-34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 1 of 7)

Symbol/			13			C4			C5 and I	5		C6		
Description	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Reference Clock								÷	•	•	•			
Supported I/O Standards			1	.2-V PCML,	1.5-V PC	CML, 2.5-V	/ PCML, Diff	erential LV	PECL, LVD	S, and HCS	L			
Input frequency from REFCLK input pins	_	50	_	622.08	50	_	622.08	50	_	622.08	50	_	622.08	MHz
Input frequency from PLD input	_	50	_	200	50	_	200	50	_	200	50	_	200	MHz
Absolute V _{MAX} for a REFCLK pin	_	—	_	2.2	_	_	2.2	_	_	2.2	_	_	2.2	V
Absolute V _{MIN} for a REFCLK pin	_	-0.3	_	_	-0.3	_	_	-0.3	_	_	-0.3	_	_	V
Rise/fall time (2)	—	—	—	0.2			0.2		—	0.2			0.2	UI
Duty cycle	—	45	—	55	45	_	55	45	—	55	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	2000	200	_	2000	200	_	2000	200	_	2000	mV
Spread-spectrum modulating clock frequency	PCIe	30	_	33	30	_	33	30	_	33	30	_	33	kHz

Switching (Chapter 1:
Switching Characteristics	r 1: Device Datasheet for Arria II Devices
	t for Arria
	II Devices

C5 and I5 13 C4 C6 Symbol/ Condition Unit Description Min Тур Max Min Typ Max Min Typ Max Min Typ Max PCle fixedclk clock Receiver 125 125 125 125 MHz ___ ____ ___ _ ____ ____ frequency Detect Dynamic 2.5/ 2.5/ 2.5/ 2.5/ reconfig reconfig. 37.5 37.5 50 37.5 50 37.5 50 MHz clk clock 50 ____ ____ ____ ____ clock (4) (4) (4) (4) frequency frequency Delta time between 2 2 2 2 ms ____ ____ ____ ____ ____ ____ ____ ____ reconfig clks *(5)* Transceiver block minimum 1 1 1 1 μs _ ____ ____ ____ ____ ____ power-down pulse width Receiver Supported I/O 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, 2.5-V PCML, LVPECL, and LVDS Standards Data rate (13) 600 6375 3750 ____ ____ 600 3750 600 600 ____ 3125 Mbps ____ ____ Absolute V_{MAX} for a receiver pin 1.5 V 1.5 1.5 1.5 ____ ____ ____ ____ ____ ____ ____ ____ (6) Absolute V_{MIN} for -0.4 -0.4 -0.4 -0.4 V ____ ____ ____ ____ ____ ____ ____ ____ ____ a receiver pin Maximum $V_{ICM} = 0.82 V$ 2.7 2.7 2.7 2.7 V ____ ____ ____ ____ ____ ____ ____ ____ peak-to-peak setting differential input V_{ICM} =1.1 V voltage V_{ID} (diff V 1.6 1.6 1.6 1.6 ____ ____ ____ ____ ____ ____ ____ ____ setting (7) p-p)

Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 3 of 7)

1-23

Symbol/	Oendition		13	C4 C5 and I5 C6 Max Min Typ Max Min Typ Max									11	
Description	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Minimum peak-to-peak differential input voltage V _{ID} (diff p-p)	_	100	_	_	100	_	_	100	_	_	100		_	mV
V _{ICM}	V _{ICM} = 0.82 V setting	_	820	_	_	820	_	_	820	_	_	820	_	mV
VICM	V _{ICM} =1.1 V setting (7)	_	1100	_	_	1100	_	_	1100	_	_	1100	_	mV
Differential on-chip termination resistors	100–Ω setting	_	100	_	- 100 100 100 -							_	Ω	
Return loss	PCIe				50 MHz to 1.25 GHz: -10dB									
differential mode	XAUI							10	0 MHz to 2	.5 GHz: –10	dB			
Return loss	PCIe							50	MHz to 1.	25 GHz: –6d	IB			
common mode	XAUI							10	0 MHz to 2	2.5 GHz: –6d	IB			
Programmable PPM detector (8)	_						62.5, 100, 1 50, 300, 500							ppm
Run length	—		80	—	—	80	—	—	80	—	—	80	—	UI
Programmable equalization	—	_	_	7	_	_	7	_	_	7	_	_	7	dB
Signal detect/loss threshold	PCIe Mode	65	_	175	65 — 175 65 — 175 65 — 175							mV		
CDR LTR time (9)	—	_	_	75	_	—	75	_	_	75	—	_	75	μs
CDR minimum T1b (10)	—	15	_	_	15 — 15 — 15 — —							μs		

Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 4 of 7)

Chapter 1: Device Datasheet for Arria II Devices Switching Characteristics

Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 7 of 7)

Symbol/	Condition		13			C4			C5 and I5	i		C6		Unit
Description	Conuntion	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIII
Digital reset pulse width	—			•		М	inimum is 2	parallel clo	ock cycles					

Notes to Table 1-34:

- (1) For AC-coupled links, the on-chip biasing circuit is switched off before and during configuration. Ensure that input specifications are not violated during this period.
- (2) The rise/fall time is specified from 20% to 80%.
- (3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f (MHz) = REFCLK rms phase jitter at 100 MHz * 100/f.
- (4) The minimum reconfig_clk frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter only** mode. The minimum reconfig_clk frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode. For more information, refer to *AN 558: Implementing Dynamic Reconfiguration in Arria II Devices*.
- (5) If your design uses more than one dynamic reconfiguration controller instances (altgx_reconfig) to control the transceiver channels (altgx) physically located on the same side of the device, and if you use different reconfig_clk sources for these altgx_reconfig instances, the delta time between any two of these reconfig_clk sources becoming stable must not exceed the maximum specification listed.
- (6) The device cannot tolerate prolonged operation at this absolute maximum.
- (7) You must use the 1.1-V RX V_{ICM} setting if the input serial data standard is LVDS and the link is DC-coupled.
- (8) The rate matcher supports only up to ±300 parts per million (ppm).
- (9) Time taken to rx_pll_locked goes high from rx_analogreset de-assertion. Refer to Figure 1-1.
- (10) The time in which the CDR must be kept in lock-to-reference mode after rx_pll_locked goes high and before rx_locktodata is asserted in manual mode. Refer to Figure 1-1.
- (11) The time taken to recover valid data after the rx_locktodata signal is asserted in manual mode. Refer to Figure 1-1.
- (12) The time taken to recover valid data after the rx_freqlocked signal goes high in automatic mode. Refer to Figure 1-2.
- (13) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

Table 1–37 lists the typical V_{OD} for TX term that equals 100 Ω $\,$ for Arria II GX and GZ devices.

Quartus II Setting	V _{oD} Setting (mV)
1	400
2	600
3 (Arria II GZ)	700
4	800
5	900
6	1000
7	1200

Table 1–37. Typical V_{OD} Setting, TX Termination = 100 Ω for Arria II Devices

Table 1–38 lists the typical transmitter pre-emphasis levels in dB for the first post tap under the following conditions: low-frequency data pattern (five 1s and five 0s) at 6.375 Gbps. The levels listed in Table 1–38 are a representation of possible pre-emphasis levels under these specified conditions only, the pre-emphasis levels may change with data pattern and data rate.

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Arria II GX HSSI HSPICE models.

Arria II GX (Quartus II														
Software) First Post Tap Setting	1	2	4	5	6	7	Unit							
0 (off)	0	0	0	0	0	0	—							
1	0.7	0	0	0	0	0	dB							
2	2.7	1.2	0.3	0	0	0	dB							
3	4.9	2.4	1.2	0.8	0.5	0.2	dB							
4	7.5	3.8	2.1	1.6	1.2	0.6	dB							
5	—	5.3	3.1	2.4	1.8	1.1	dB							
6	_	7	4.3	3.3	2.7	1.7	dB							

Table 1–38. Transmitter Pre-Emphasis Levels for Arria II GX Devices

Pre-				V _{od} Se	etting			
Emphasis 1st Post-Tap Setting	0	1	2	3	4	5	6	7
29	N/A	N/A	N/A	12.5	9.6	7.7	6.3	4.3
30	N/A	N/A	N/A	N/A	11.4	9	7.4	N/A
31	N/A	N/A	N/A	N/A	12.9	10	8.2	N/A

Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 2 of 2)

Table 1–40 lists the transceiver jitter specifications for all supported protocols for Arria II GX devices.

Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 1 of 10)

Symbol/			13			C4			C5, I	5		C6		
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
SONET/SDH Transn	nit Jitter Generation	<i>(2)</i>												
Peak-to-peak jitter at 622.08 Mbps	Pattern = PRBS15			0.1	_	_	0.1	_	_	0.1	_		0.1	UI
RMS jitter at 622.08 Mbps	Pattern = PRBS15	_	_	0.01	_	_	0.01	_	_	0.01	_	_	0.01	UI
Peak-to-peak jitter at 2488.32 Mbps	Pattern = PRBS15		_	0.1	_	_	0.1	_	_	0.1	_	_	0.1	UI
RMS jitter at 2488.32 Mbps	Pattern = PRBS15		_	0.01	_	—	0.01	_		0.01	_	_	0.01	UI
SONET/SDH Receiv	ver Jitter Tolerance	(2)												
	Jitter frequency = 0.03 KHz		> 15			> 15			> 15			> 15		UI
Jitter tolerance at 622.08 Mbps	Pattern = PRBS15 Jitter frequency = 25 KHZ Pattern = PRBS15		> 1.5			> 1.5	i		> 1.5			> 1.5	i	UI
	Jitter frequency = 250 KHz Pattern = PRBS15		> 0.15			> 0.1	5		> 0.1	5		> 0.1	5	UI

	eiver Block Jitter S						1	, (00		
Symbol/ Description	Conditions		13	1		C4			C5, I			C6		Unit
-		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Total jitter (peak-to-peak)	Pattern = CRPAT	_	—	0.27 9		_	0.279	_	_	0.279	_	_	0.279	UI
GIGE Receiver Jitt	er Tolerance <i>(6)</i>													
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT		> 0.4			> 0.4	ļ		> 0.4			> 0.4	ļ	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT		> 0.66			> 0.6	6		> 0.6	6		> 0.6	6	UI
HiGig Transmit Jit	ter Generation (7)													
Deterministic jitter	Data rate = 3.75 Gbps	_	_	0.17	_	_	0.17	_	_	_	_			UI
(peak-to-peak)	Pattern = CJPAT													
Total jitter (peak-to-peak)	Data rate = 3.75 Gbps	_	_	0.35	_	_	0.35	_	_	_	_	_	_	UI
	Pattern = CJPAT													
HiGig Receiver Jit								1			1			1
Deterministic jitter tolerance (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT		> 0.37			> 0.3	7	_	_	—	_	—	—	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT		> 0.65			> 0.6	5			_				UI
	Jitter frequency = 22.1 KHz													
	Data rate = 3.75 Gbps		> 8.5			> 8.5	5	_	_	—	_	_	—	UI
	Pattern = CJPAT													
Sinusoidal jitter	Jitter frequency = 1.875MHz													
tolerance (peak-to-peak)	Data rate = 3.75 Gbps		> 0.1			> 0.1		_		_	_	_	_	UI
	Pattern = CJPAT													
	Jitter frequency = 20 MHz													
	Data rate = 3.75 Gbps		> 0.1			> 0.1		-	-	—	-		—	UI
	Pattern = CJPAT													

Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 4 of 10)

	ceiver Block Jitter S	pecifica		ur Arria	II UA D	evices	s (NULE I) (rai)		U)	1			1
Symbol/	Conditions		13			C4			C5, I	5		C6		Unit
Description	CONULIONS	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
CPRI Transmit Jitt	er Generation (11)													•
	E.6.HV, E.12.HV			0.27			0.279			0.279			0.279	UI
	Pattern = CJPAT			9			0.275			0.275			0.279	01
Total jitter	E.6.LV, E.12.LV, E.24.LV, E.30.LV	_	_	0.35		_	0.35	_	_	0.35	_	_	0.35	UI
	Pattern = CJTPAT													
	E.6.HV, E.12.HV			0.14			0.14	_		0.14			0.14	UI
Deterministic	Pattern = CJPAT			0.14			0.14			0.14			0.14	01
jitter	E.6.LV, E.12.LV, E.24.LV, E.30.LV	_	_	0.17		_	0.17	_	_	0.17	_	_	0.17	UI
	Pattern = CJTPAT													
CPRI Receiver Jitt	ter Tolerance (11)	•	•	•				•	•		•	•	•	•
Total jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT		> 0.66			> 0.6	6		> 0.60	6		> 0.6	6	UI
Deterministic	E.6.HV, E.12.HV													
jitter tolerance	Pattern = CJPAT		> 0.4			> 0.4			> 0.4			> 0.4		UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV		> 0.65			> 0.6	5		> 0.6	ō		> 0.6	5	UI
Total jitter	Pattern = CJTPAT													
tolerance	E.60.LV													
	Pattern = PRBS31		> 0.6			_			_			_		UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV		> 0.37			> 0.3	7		> 0.37	7		> 0.3	7	UI
Deterministic	Pattern = CJTPAT													
jitter tolerance	E.60.LV Pattern = PRBS31		> 0.45											UI
Combined deterministic and	E.6.LV, E.12.LV, E.24.LV, E.30.LV		> 0.55			> 0.5	5		> 0.5	5		> 0.5	5	UI
random jitter tolerance	Pattern = CJTPAT													
OBSAI Transmit Ji	tter Generation (12))												
Total jitter at 768 Mbps,	REFCLK = 153.6 MHz	_	_	0.35	_		0.35	_	_	0.35	_	_	0.35	UI
1536 Mbps, and 3072 Mbps	Pattern = CJPAT													
Deterministic jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern = CJPAT		_	0.17			0.17			0.17			0.17	UI

Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 8 of 10)

Symbol/			13			C4			C5, I	5		C6				
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit		
OBSAI Receiver Ji	tter Tolerance (12)															
Deterministic jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.37			> 0.37	7		> 0.3	7		> 0.3	7	UI		
Combined deterministic and random jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.55			> 0.5	5		> 0.5	5		> 0.5	5	UI		
	Jitter frequency = 5.4 KHz		> 8.5			> 8.5			> 8.5	i		> 8.5		UI		
Sinusoidal jitter	Pattern = CJPAT															
tolerance at 768 Mbps	Jitter frequency = 460.8 KHz to 20 MHz		> 0.1			> 0.1		> 0.1 > 0.1		> 0.1			> 0.1			UI
	Pattern = CJPAT															
	Jitter frequency = 10.9 KHz		> 8.5			> 8.5			> 8.5	i	> 8.5		i	UI		
Sinusoidal jitter	Pattern = CJPAT															
tolerance at 1536 Mbps	Jitter frequency = 921.6 KHz to 20 MHz		> 0.1			> 0.1			> 0.1			> 0.1		UI		
	Pattern = CJPAT															

Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 9 of 10)

Symbol/	Conditions		13			C4		C5, I5			C6			Unit
Description	Conultions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
	Jitter frequency = 21.8 KHz		> 8.5			> 8.5			> 8.5			> 8.5	i	UI
Sinusoidal jitter	Pattern = CJPAT													
tolerance at 3072 Mbps	Jitter frequency = 1843.2 KHz to 20 MHz	> 0.1		> 0.1		> 0.1			> 0.1		UI			
	Pattern = CJPAT													

Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 10 of 10)

Notes to Table 1-40:

(1) Dedicated refelk pins are used to drive the input reference clocks. The jitter numbers are valid for the stated conditions only.

(2) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.

(3) The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.

(4) The jitter numbers for PCIe are compliant to the PCIe Base Specification 2.0.

(5) The jitter numbers for SRIO are compliant to the RapidIO Specification 1.3.

(6) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.

(7) The jitter numbers for HiGig are compliant to the IEEE802.3ae-2002 Specification.

(8) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.

(9) Arria II PCIe receivers are compliant to this specification provided the VTX_CM-DC-ACTIVEIDLE-DELTA of the upstream transmitter is less than 50 mV.

(10) The jitter numbers for Serial Advanced Technology Attachment (SATA) are compliant to the Serial ATA Revision 3.0 Specification.

(11) The jitter numbers for Common Public Radio Interface (CPRI) are compliant to the CPRI Specification V3.0.

(12) The jitter numbers for Open Base Station Architecture Initiative (OBSAI) are compliant to the OBSAI RP3 Specification V4.1.

Table 1–41 lists the transceiver jitter specifications for all supported protocols for Arria II GZ devices.

Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 1 of 7)

Symbol/	0		–C3 and	-13	-	11			
Description	Conditions	Min	Min Typ Max		Min	Тур	Max	– Unit	
SONET/SDH Transmit Jitter Gener	ation <i>(3)</i>								
Peak-to-peak jitter at 622.08 Mbps	Pattern = PRBS15	-	_	0.1	_	_	0.1	UI	
RMS jitter at 622.08 Mbps	Pattern = PRBS15	_	—	0.01	_	_	0.01	UI	
Peak-to-peak jitter at 2488.32 Mbps	Pattern = PRBS15	_	_	0.1	_	_	0.1	UI	
RMS jitter at 2488.32 Mbps	Pattern = PRBS15	—	—	0.01	—	—	0.01	UI	
SONET/SDH Receiver Jitter Tolera	ance <i>(3)</i>								
	Jitter frequency = 0.03 KHz Pattern = PRBS15		> 15			> 15			
Jitter tolerance at 622.08 Mbps	Jitter frequency = 25 KHZ		> 1.5		> 1.5			UI	
	Pattern = PRBS15								
	Jitter frequency = 250 KHz Pattern = PRBS15	> 0.15				UI			

1-46

Symbol	Parameter	Min	Тур	Max	Unit
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth	<u> </u>	0.3	_	MHz
f _{CLBW}	PLL closed-loop medium bandwidth	—	1.5	—	MHz
	PLL closed-loop high bandwidth (7)	_	4	—	MHz
t _{PLL_PSERR}	Accuracy of PLL phase shift	—		±50	ps
t _{ARESET}	Minimum pulse width on the areset signal	10		—	ns
+ (2) (1)	Input clock cycle to cycle jitter ($F_{REF} \ge 100 \text{ MHz}$)	—	—	0.15	UI (p-p)
t _{INCCJ} (3), (4)	Input clock cycle to cycle jitter (F _{REF} < 100 MHz)	—		±750	ps (p-p)
+ (5)	Period Jitter for dedicated clock output ($F_{OUT} \ge 100 \text{ MHz}$)	_		175	ps (p-p)
t _{outpj_dc} (5)	Period Jitter for dedicated clock output (F _{OUT} < 100 MHz)	_		17.5	mUI (p-p)
	Cycle to Cycle Jitter for dedicated clock output ($F_{OUT} \ge 100 \text{ MHz}$)	_		175	ps (p-p)
t _{outccj_dc} (5)	Cycle to Cycle Jitter for dedicated clock output (F _{OUT} < 100 MHz)	_	_	17.5	mUI (p-p)
t _{outpj_10} <i>(5)</i> ,	Period Jitter for clock output on regular I/O $(F_{OUT} \ge 100 \text{ MHz})$	_	_	600	ps (p-p)
(8)	Period Jitter for clock output on regular I/O (F _{OUT} < 100 MHz)	_	_	60	mUI (p-p)
t _{outccj_10} <i>(5)</i> ,	Cycle to Cycle Jitter for clock output on regular I/O $(F_{OUT} \geq 100 \text{ MHz})$	_	_	600	ps (p-p)
(8)	Cycle to Cycle Jitter for clock output on regular I/O (F _{OUT} < 100 MHz)	_	_	60	mUI (p-p)
t _{casc_outpj_dc}	Period Jitter for dedicated clock output in cascaded PLLs $(F_{OUT} \ge 100MHz)$	_	_	250	ps (p-p)
(5), (6)	Period Jitter for dedicated clock output in cascaded PLLs $(F_{OUT} < 100MHz)$	_	_	25	mUI (p-p)
f _{DRIFT}	Frequency drift after PFDENA is disabled for duration of 100 us	-	_	±10	%

Table 1–45. PLL Specifications for Arria II GZ Devices (Part 2 of 2)

Notes to Table 1-45:

- (1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) This specification is limited by the lower of the two: I/O F_{MAX} or F_{OUT} of the PLL.
- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 120 ps.
- (4) F_{REF} is fIN/N when N = 1.
- (5) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.99999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 1–64 on page 1–71.
- (6) The cascaded PLL specification is only applicable with the following condition: a. Upstream PLL: 0.59 Mhz \leq Upstream PLL BW < 1 MHz b. Downstream PLL: Downstream PLL BW > 2 MHz
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) External memory interface clock output jitter specifications use a different measurement method, which is available in Table 1–63 on page 1–71.

IOE Programmable Delay

Table 1–66 lists the delay associated with each supported IOE programmable delay chain for Arria II GX devices.

Table 1-66.	IOE Prog	rammable Dela	y for Arria II	GX Devices
-------------	----------	---------------	----------------	------------

	Available	Minimum				Maximu	m Offset						
Parameter	Settings	Offset		Fast Mod	el		S	low Mode	el		Unit		
	(1)	(2)	13	C4	15	13	C4	C5	15	C6			
Output enable pin delay	7	0	0.413	0.442	0.413	0.814	0.713	0.796	0.801	0.873	ns		
Delay from output register to output pin	7	0	0.339	0.362	0.339	0.671	0.585	0.654	0.661	0.722	ns		
Input delay from pin to internal cell	52	0	1.494	1.607	1.494	2.895	2.520	2.733	2.775	2.944	ns		
Input delay from pin to input register	52	0	1.493	1.607	1.493	2.896	2.503	2.732	2.774	2.944	ns		
DQS bus to input register delay	4	0	0.074	0.076	0.074	0.140	0.124	0.147	0.147	0.167	ns		

Notes to Table 1-66:

(1) The available setting for every delay chain starts with zero and ends with the specified maximum number of settings.

(2) The minimum offset represented in the table does not include intrinsic delay.

Table 1–67 lists the IOE	orogrammable delay	y settings for Arria	II GZ devices.

Table 1–67. IOE Programmable Delay for Arria II GZ Devices

	Available			Max	kimum Off	set			
Parameter	Settings	Minimum Offset <i>(2)</i>	Fast	Model		Slow	Model		Unit
	(1)		Industrial	Commercial	C3	13	C4	14	
D1	15	0	0.462	0.505	0.795	0.801	0.857	0.864	ns
D2	7	0	0.234	0.232	0.372	0.371	0.407	0.405	ns
D3	7	0	1.700	1.769	2.927	2.948	3.157	3.178	ns
D4	15	0	0.508	0.554	0.882	0.889	0.952	0.959	ns
D5	15	0	0.472	0.500	0.799	0.817	0.875	0.882	ns
D6	6	0	0.186	0.195	0.319	0.321	0.345	0.347	ns

Notes to Table 1-67:

(1) You can set this value in the Quartus II software by selecting D1, D2, D3, D4, D5, and D6 in the Assignment Name column.

(2) Minimum offset does not include the intrinsic delay.

I/O Timing

Altera offers two ways to determine I/O timing:

- Using the Microsoft Excel-based I/O Timing.
- Using the Quartus II Timing Analyzer.

The Microsoft Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.

The Microsoft Excel-based I/O Timing spreadsheet is downloadable from the Literature: Arria II Devices web page.

Table 1-68. Glossary (Part 2 of 4)

Letter	Subject	Definitions
	J	High-speed I/O block: Deserialization factor (width of parallel data bus).
G, H, I, J	JTAG Timing Specifications	JTAG Timing Specifications: TMS TDI TDI t_{JCP} t_{JCH} t_{JPZX} TDO t_{JPZX} t_{JPZX} t_{JPZX} t_{JPCO} t_{JPCO} t_{JPCO} t_{JPZX} t_{JPCO} t_{JPZX} t_{JPCO} t_{JPZX} t_{JPZX} t_{JPCO} t_{JPZX} t
K, L, M, 0, P	PLL Specifications	PLL Specification parameters: Diagram of PLL Specifications (1)
Q, R	RL	Receiver differential input discrete resistor (external to the Arria II device).

Letter	Subject	Definitions
	V _{CM(DC)}	DC common mode input voltage.
	V _{ICM}	Input common mode voltage: The common mode of the differential signal at the receiver.
	V _{ID}	Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	V _{DIF(AC)}	AC differential input voltage: Minimum AC input differential voltage required for switching.
	V _{DIF(DC)}	DC differential input voltage: Minimum DC input differential voltage required for switching.
U,	V _{IH}	Voltage input high: The minimum positive voltage applied to the input which is accepted by the device as a logic high.
V,	V _{IH(AC)}	High-level AC input voltage.
V	V _{IH(DC)}	High-level DC input voltage.
	V _{IL}	Voltage input low: The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	V _{IL(AC)}	Low-level AC input voltage.
	V _{IL(DC)}	Low-level DC input voltage.
	V _{OCM}	Output common mode voltage: The common mode of the differential signal at the transmitter.
	V _{OD}	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
W,		
Х,	w	High-speed I/O block: The clock boost factor.
Y,	vv	
Z		

Document Revision History

Table 1–69 lists the revision history for this chapter.

 Table 1–69. Document Revision History (Part 1 of 2)

Date	Version	Changes
December 2013	4.4	Updated Table 1–34 and Table 1–35.
		 Updated the V_{CCH_GXBL/R} operating conditions in Table 1–6.
July 2012	4.0	 Finalized Arria II GZ information in Table 1–20.
July 2012	4.3	 Added BLVDS specification in Table 1–32 and Table 1–33.
		 Updated input and output waveforms in Table 1–68.
December 2011	4.2	 Updated Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table 1–40, Table 1–41, Table 1–54, and Table 1–67.
		 Minor text edits.
		Added Table 1–60.
lune 0011	4 4	Updated Table 1–32, Table 1–33, Table 1–38, Table 1–41, and Table 1–61.
June 2011	4.1	 Updated the "Switching Characteristics" section introduction.
		 Minor text edits.