

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	2530
Number of Logic Elements/Cells	60214
Total RAM Bits	5371904
Number of I/O	364
Number of Gates	-
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/ep2agx65df29c6nes">https://www.e-xfl.com/product-detail/intel/ep2agx65df29c6nes</a>

**Table 1–3. Maximum Allowed Overshoot During Transitions for Arria II Devices**

<b>Symbol</b>	<b>Description</b>	<b>Condition (V)</b>	<b>Overshoot Duration as % of High Time</b>	<b>Unit</b>
V <sub>I</sub> (AC)	AC Input Voltage	4.0	100.000	%
		4.05	79.330	%
		4.1	46.270	%
		4.15	27.030	%
		4.2	15.800	%
		4.25	9.240	%
		4.3	5.410	%
		4.35	3.160	%
		4.4	1.850	%
		4.45	1.080	%
		4.5	0.630	%
		4.55	0.370	%
		4.6	0.220	%

### Maximum Allowed I/O Operating Frequency

Table 1–4 lists the maximum allowed I/O operating frequency for Arria II GX I/Os using the specified I/O standards to ensure device reliability.

**Table 1–4. Maximum Allowed I/O Operating Frequency for Arria II GX Devices**

<b>I/O Standard</b>	<b>I/O Frequency (MHz)</b>
HSTL-18 and HSTL-15	333
SSTL -15	400
SSTL-18	333
2.5-V LVCMOS	260
3.3-V and 3.0-V LVTTL	250
3.3-V, 3.0-V, 1.8-V, and 1.5-V LVCMOS	
PCI and PCI-X	
SSTL-2	200
1.2-V LVCMOS HSTL-12	

## Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for Arria II GX and GZ devices. All supplies are required to monotonically reach their full-rail values without plateaus within  $t_{RAMP}$ .

Table 1–5 lists the recommended operating conditions for Arria II GX devices.

**Table 1–5. Recommended Operating Conditions for Arria II GX Devices (Note 1) (Part 1 of 2)**

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
$V_{CC}$	Supplies power to the core, periphery, I/O registers, PCIe HIP block, and transceiver PCS	—	0.87	0.90	0.93	V
$V_{CCCB}$	Supplies power to the configuration RAM bits	—	1.425	1.50	1.575	V
$V_{CCBAT}$ (2)	Battery back-up power supply for design security volatile key registers	—	1.2	—	3.3	V
$V_{CCPD}$ (3)	Supplies power to the I/O pre-drivers, differential input buffers, and MSEL circuitry	—	3.135	3.3	3.465	V
		—	2.85	3.0	3.15	V
		—	2.375	2.5	2.625	V
$V_{CCIO}$	Supplies power to the I/O banks (4)	—	3.135	3.3	3.465	V
		—	2.85	3.0	3.15	V
		—	2.375	2.5	2.625	V
		—	1.71	1.8	1.89	V
		—	1.425	1.5	1.575	V
		—	1.14	1.2	1.26	V
$V_{CCD\_PLL}$	Supplies power to the digital portions of the PLL	—	0.87	0.90	0.93	V
$V_{CCA\_PLL}$	Supplies power to the analog portions of the PLL and device-wide power management circuitry	—	2.375	2.5	2.625	V
$V_I$	DC Input voltage	—	-0.5	—	3.6	V
$V_O$	Output voltage	—	0	—	$V_{CCIO}$	V
$V_{CCA}$	Supplies power to the transceiver PMA regulator	—	2.375	2.5	2.625	V
$V_{CCL\_GXB}$	Supplies power to the transceiver PMA TX, PMA RX, and clocking	—	1.045	1.1	1.155	V
$V_{CCH\_GXB}$	Supplies power to the transceiver PMA output (TX) buffer	—	1.425	1.5	1.575	V
$T_J$	Operating junction temperature	Commercial	0	—	85	°C
		Industrial	-40	—	100	°C

**Table 1–6. Recommended Operating Conditions for Arria II GZ Devices (*Note 6*) (Part 2 of 2)**

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
$V_{CCL\_GXBLn}$ <i>(3)</i>	Transceiver clock power (left side)	—	1.05	1.1	1.15	V
$V_{CCL\_GXRn}$ <i>(3)</i>	Transceiver clock power (right side)	—	1.05	1.1	1.15	V
$V_{CCH\_GXBLn}$ <i>(3)</i>	Transmitter output buffer power (left side)	—				
$V_{CCH\_GXRn}$ <i>(3)</i>	Transmitter output buffer power (right side)	—	1.33/1.425	1.4/1.5 <i>(5)</i>	1.575	V
$T_J$	Operating junction temperature	Commercial	0	—	85	°C
		Industrial	-40	—	100	°C
$t_{RAMP}$	Power supply ramp time	Normal POR (PORSEL=0)	0.05	—	100	ms
		Fast POR (PORSEL=1)	0.05	—	4	ms

**Notes to Table 1–6:**

- (1) Altera recommends a 3.0-V nominal battery voltage when connecting  $V_{CCBAT}$  to a battery for volatile key backup. If you do not use the volatile security key, you may connect the  $V_{CCBAT}$  to either GND or a 3.0-V power supply.
- (2)  $V_{CCPD}$  must be 2.5 V when  $V_{CCIO}$  is 2.5, 1.8, 1.5, or 1.2 V.  $V_{CCPD}$  must be 3.0 V when  $V_{CCIO}$  is 3.0 V.
- (3)  $n = 0, 1, \text{ or } 2$ .
- (4)  $V_{CCA\_L/R}$  must be connected to a 3.0-V supply if the clock multiplier unit (CMU) phase-locked loop (PLL), receiver clock data recovery (CDR), or both, are configured at a base data rate > 4.25 Gbps. For data rates up to 4.25 Gbps, you can connect  $V_{CCA\_L/R}$  to either 3.0 V or 2.5 V.
- (5)  $V_{CCH\_GXBL/R}$  must be connected to a 1.4-V supply if the transmitter channel data rate is > 6.5 Gbps. For data rates up to 6.5 Gbps, you can connect  $V_{CCH\_GXBL/R}$  to either 1.4 V or 1.5 V.
- (6) Transceiver power supplies do not have power-on-reset (POR) circuitry. After initial power-up, violating the transceiver power supply operating conditions could lead to unpredictable link behavior.

## DC Characteristics

This section lists the supply current, I/O pin leakage current, on-chip termination (OCT) accuracy and variation, input pin capacitance, internal weak pull-up and pull-down resistance, hot socketing, and Schmitt trigger input specifications.

### Supply Current

Standby current is the current the device draws after the device is configured with no inputs or outputs toggling and no activity in the device. Because these currents vary largely with the resources used, use the Microsoft Excel-based Early Power Estimator (EPE) to get supply current estimates for your design.

 For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter.

Table 1–10 lists the bus hold specifications for Arria II GZ devices.

**Table 1–10. Bus Hold Parameters for Arria II GZ Devices**

Parameter	Symbol	Cond.	V <sub>CCIO</sub> (V)										Unit	
			1.2		1.5		1.8		2.5		3.0			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Bus-hold Low sustaining current	I <sub>SUSL</sub>	V <sub>IN</sub> > V <sub>IL</sub> (max.)	22.5	—	25.0	—	30.0	—	50.0	—	70.0	—	μA	
Bus-hold High sustaining current	I <sub>SUSH</sub>	V <sub>IN</sub> < V <sub>IH</sub> (min.)	-22.5	—	-25.0	—	-30.0	—	-50.0	—	-70.0	—	μA	
Bus-hold Low overdrive current	I <sub>ODL</sub>	0V < V <sub>IN</sub> < V <sub>CCIO</sub>	—	120	—	160	—	200	—	300	—	500	μA	
Bus-hold High overdrive current	I <sub>ODH</sub>	0V < V <sub>IN</sub> < V <sub>CCIO</sub>	—	-120	—	-160	—	-200	—	-300	—	-500	μA	
Bus-hold trip point	V <sub>TRIP</sub>	—	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V	

### OCT Specifications

Table 1–11 lists the Arria II GX device and differential OCT with and without calibration accuracy.

**Table 1–11. OCT With and Without Calibration Specification for Arria II GX Device I/Os (Note 1) (Part 1 of 2)**

Symbol	Description	Conditions (V)	Calibration Accuracy		Unit
			Commercial	Industrial	
25-Ω R <sub>S</sub> 3.0, 2.5	25-Ω series OCT without calibration	V <sub>CCIO</sub> = 3.0, 2.5	± 30	± 40	%
50-Ω R <sub>S</sub> 3.0, 2.5	50-Ω series OCT without calibration	V <sub>CCIO</sub> = 3.0, 2.5	± 30	± 40	%
25-Ω R <sub>S</sub> 1.8	25-Ω series OCT without calibration	V <sub>CCIO</sub> = 1.8	± 40	± 50	%
50-Ω R <sub>S</sub> 1.8	50-Ω series OCT without calibration	V <sub>CCIO</sub> = 1.8	± 40	± 50	%
25-Ω R <sub>S</sub> 1.5, 1.2	25-Ω series OCT without calibration	V <sub>CCIO</sub> = 1.5, 1.2	± 50	± 50	%
50-Ω R <sub>S</sub> 1.5, 1.2	50-Ω series OCT without calibration	V <sub>CCIO</sub> = 1.5, 1.2	± 50	± 50	%
25-Ω R <sub>S</sub> 3.0, 2.5, 1.8, 1.5, 1.2	25-Ω series OCT with calibration	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	± 10	± 10	%

Table 1–19 lists the weak pull-up resistor values for Arria II GZ devices.

**Table 1–19. Internal Weak Pull-Up Resistor for Arria II GZ Devices (Note 1), (2)**

Symbol	Description	Conditions	Min	Typ	Max	Unit
$R_{PU}$	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled.	$V_{CCIO} = 3.0 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$
		$V_{CCIO} = 2.5 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$
		$V_{CCIO} = 1.8 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$
		$V_{CCIO} = 1.5 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$
		$V_{CCIO} = 1.2 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$

**Notes to Table 1–19:**

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25  $\text{k}\Omega$ .
- (3) Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

### Hot Socketing

Table 1–20 lists the hot-socketing specification for Arria II GX and GZ devices.

**Table 1–20. Hot Socketing Specifications for Arria II Devices**

Symbol	Description	Maximum
$I_{IOPIN(DC)}$	DC current per I/O pin	300 $\mu\text{A}$
$I_{IOPIN(AC)}$	AC current per I/O pin	8 mA (1)
$I_{XCVRTX(DC)}$	DC current per transceiver TX pin	100 mA
$I_{XCVRRX(DC)}$	DC current per transceiver RX pin	50 mA

**Note to Table 1–20:**

- (1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C \frac{dv}{dt}$ , in which “C” is I/O pin capacitance and “dv/dt” is slew rate.

### Schmitt Trigger Input

The Arria II GX device supports Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF\_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rates.

Table 1–21 lists the hysteresis specifications across the supported  $V_{CCIO}$  range for Schmitt trigger inputs in Arria II GX devices.

**Table 1–21. Schmitt Trigger Input Hysteresis Specifications for Arria II GX Devices**

Symbol	Description	Condition (V)	Minimum	Unit
$V_{Schmitt}$	Hysteresis for Schmitt trigger input	$V_{CCIO} = 3.3$	220	mV
		$V_{CCIO} = 2.5$	180	mV
		$V_{CCIO} = 1.8$	110	mV
		$V_{CCIO} = 1.5$	70	mV

Figure 1–3 shows the differential receiver input waveform.

**Figure 1–3. Receiver Input Waveform**




Figure 1–4 shows the transmitter output waveform.

**Figure 1–4. Transmitter Output Waveform**




Table 1–36 lists the typical  $V_{OD}$  for TX term that equals 85  $\Omega$  for Arria II GZ devices.

**Table 1–36. Typical  $V_{OD}$  Setting, TX Term = 85  $\Omega$  for Arria II GZ Devices**

<b>Symbol</b>	<b><math>V_{OD}</math> Setting (mV)</b>							
	<b>0</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>
$V_{OD}$ differential peak-to-peak Typical (mV)	$170 \pm 20\%$	$340 \pm 20\%$	$510 \pm 20\%$	$595 \pm 20\%$	$680 \pm 20\%$	$765 \pm 20\%$	$850 \pm 20\%$	$1020 \pm 20\%$

Table 1–37 lists the typical  $V_{OD}$  for TX term that equals  $100\ \Omega$  for Arria II GX and GZ devices.

**Table 1–37. Typical  $V_{OD}$  Setting, TX Termination =  $100\ \Omega$  for Arria II Devices**

Quartus II Setting	$V_{OD}$ Setting (mV)
1	400
2	600
3 (Arria II GZ)	700
4	800
5	900
6	1000
7	1200

Table 1–38 lists the typical transmitter pre-emphasis levels in dB for the first post tap under the following conditions: low-frequency data pattern (five 1s and five 0s) at 6.375 Gbps. The levels listed in Table 1–38 are a representation of possible pre-emphasis levels under these specified conditions only; the pre-emphasis levels may change with data pattern and data rate.

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Arria II GX HSSI HSPICE models.

**Table 1–38. Transmitter Pre-Emphasis Levels for Arria II GX Devices**

Arria II GX (Quartus II Software) First Post Tap Setting	Arria II GX (Quartus II Software) $V_{OD}$ Setting						
	1	2	4	5	6	7	Unit
0 (off)	0	0	0	0	0	0	—
1	0.7	0	0	0	0	0	dB
2	2.7	1.2	0.3	0	0	0	dB
3	4.9	2.4	1.2	0.8	0.5	0.2	dB
4	7.5	3.8	2.1	1.6	1.2	0.6	dB
5	—	5.3	3.1	2.4	1.8	1.1	dB
6	—	7	4.3	3.3	2.7	1.7	dB

**Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 2 of 2)**

Pre- Emphasis 1st Post-Tap Setting	V <sub>OD</sub> Setting							
	0	1	2	3	4	5	6	7
29	N/A	N/A	N/A	12.5	9.6	7.7	6.3	4.3
30	N/A	N/A	N/A	N/A	11.4	9	7.4	N/A
31	N/A	N/A	N/A	N/A	12.9	10	8.2	N/A

Table 1–40 lists the transceiver jitter specifications for all supported protocols for Arria II GX devices.

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 1 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
<b>SONET/SDH Transmit Jitter Generation (2)</b>														
Peak-to-peak jitter at 622.08 Mbps	Pattern = PRBS15	—	—	0.1	—	—	0.1	—	—	0.1	—	—	0.1	UI
RMS jitter at 622.08 Mbps	Pattern = PRBS15	—	—	0.01	—	—	0.01	—	—	0.01	—	—	0.01	UI
Peak-to-peak jitter at 2488.32 Mbps	Pattern = PRBS15	—	—	0.1	—	—	0.1	—	—	0.1	—	—	0.1	UI
RMS jitter at 2488.32 Mbps	Pattern = PRBS15	—	—	0.01	—	—	0.01	—	—	0.01	—	—	0.01	UI
<b>SONET/SDH Receiver Jitter Tolerance (2)</b>														
Jitter tolerance at 622.08 Mbps	Jitter frequency = 0.03 KHz Pattern = PRBS15	> 15			> 15			> 15			> 15			UI
	Jitter frequency = 25 KHZ Pattern = PRBS15	> 1.5			> 1.5			> 1.5			> 1.5			UI
	Jitter frequency = 250 KHz Pattern = PRBS15	> 0.15			> 0.15			> 0.15			> 0.15			UI

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 3 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
<b>PCIe Receiver Jitter Tolerance (4)</b>														
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern	> 0.6			> 0.6			> 0.6			> 0.6			UI
<b>PCIe (Gen 1) Electrical Idle Detect Threshold (9)</b>														
VRX-IDLE-DETDIFF (p-p)	Compliance pattern	65	—	175	65	—	175	65	—	175	65	—	175	mV
<b>Serial RapidIO® (SRIO) Transmit Jitter Generation (5)</b>														
Deterministic jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	—	—	0.17	UI
Total jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
<b>SRIO Receiver Jitter Tolerance (5)</b>														
Deterministic jitter tolerance (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.37			> 0.37			> 0.37			> 0.37			UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.55			> 0.55			> 0.55			> 0.55			UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter frequency = 22.1 KHz Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 8.5			> 8.5			> 8.5			> 8.5			UI
	Jitter frequency = 1.875 MHz Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.1			> 0.1			> 0.1			> 0.1			UI
	Jitter frequency = 20 MHz Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.1			> 0.1			> 0.1			> 0.1			UI
<b>GIGE Transmit Jitter Generation (6)</b>														
Deterministic jitter (peak-to-peak)	Pattern = CRPAT	—	—	0.14	—	—	0.14	—	—	0.14	—	—	0.14	UI

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (*Note 1*) (Part 6 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Sinusoidal jitter tolerance (peak-to-peak)	Jitter frequency = 20 KHz  Data rate = 1.485 Gbps (HD) Pattern = 75% color bar	> 1			> 1			> 1			> 1			UI
	Jitter frequency = 100 KHz  Data rate = 1.485 Gbps (HD) Pattern = 75% color bar	> 0.2			> 0.2			> 0.2			> 0.2			UI
	Jitter frequency = 148.5 MHz  Data rate = 1.485 Gbps (HD) Pattern = 75% color bar	> 0.2			> 0.2			> 0.2			> 0.2			UI

**SATA Transmit Jitter Generation (10)**

Total jitter at 1.5 Gbps (G1)	Compliance pattern	—	—	0.55	—	—	0.55	—	—	0.55	—	—	0.55	UI
Deterministic jitter at 1.5 Gbps (G1)	Compliance pattern	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Total jitter at 3.0 Gbps (G2)	Compliance pattern	—	—	0.55	—	—	0.55	—	—	0.55	—	—	0.55	UI
Deterministic jitter at 3.0 Gbps (G2)	Compliance pattern	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Total jitter at 6.0 Gbps (G3)	Compliance pattern	—	—	0.52	—	—	—	—	—	—	—	—	—	UI
Random jitter at 6.0 Gbps (G3)	Compliance pattern	—	—	0.18	—	—	—	—	—	—	—	—	—	UI

**SATA Receiver Jitter Tolerance (10)**

Total jitter tolerance at 1.5 Gbps (G1)	Compliance pattern	> 0.65			> 0.65			> 0.65			> 0.65			UI
Deterministic jitter tolerance at 1.5 Gbps (G1)	Compliance pattern	> 0.35			> 0.35			> 0.35			> 0.35			UI
SSC modulation frequency at 1.5 Gbps (G1)	Compliance pattern	33			33			33			33			kHz

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 7 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
SSC modulation deviation at 1.5 Gbps (G1)	Compliance pattern	5700			5700			5700			5700			ppm
RX differential skew at 1.5 Gbps (G1)	Compliance pattern	80			80			80			80			ps
RX AC common mode voltage at 1.5 Gbps (G1)	Compliance pattern	150			150			150			150			mV
Total jitter tolerance at 3.0 Gbps (G2)	Compliance pattern	> 0.65			> 0.65			> 0.65			> 0.65			UI
Deterministic jitter tolerance at 3.0 Gbps (G2)	Compliance pattern	> 0.35			> 0.35			> 0.35			> 0.35			UI
SSC modulation frequency at 3.0 Gbps (G2)	Compliance pattern	33			33			33			33			kHz
SSC modulation deviation at 3.0 Gbps (G2)	Compliance pattern	5700			5700			5700			5700			ppm
RX differential skew at 3.0 Gbps (G2)	Compliance pattern	75			75			75			75			ps
RX AC common mode voltage at 3.0 Gbps (G2)	Compliance pattern	150			150			150			150			mV
Total jitter tolerance at 6.0 Gbps (G3)	Compliance pattern	> 0.60			> 0.60			> 0.60			> 0.60			UI
Random jitter tolerance at 6.0 Gbps (G3)	Compliance pattern	> 0.18			> 0.18			> 0.18			> 0.18			UI
SSC modulation frequency at 6.0 Gbps (G3)	Compliance pattern	33			33			33			33			kHz
SSC modulation deviation at 6.0 Gbps (G3)	Compliance pattern	5700			5700			5700			5700			ppm
RX differential skew at 6.0 Gbps (G3)	Compliance pattern	30			30			30			30			ps
RX AC common mode voltage at 6.0 Gbps (G3)	Compliance pattern	100			100			100			100			mV

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 8 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
<b>CPRI Transmit Jitter Generation (11)</b>														
Total jitter	E.6.HV, E.12.HV Pattern = CJPAT	—	—	0.279	—	—	0.279	—	—	0.279	—	—	0.279	UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Deterministic jitter	E.6.HV, E.12.HV Pattern = CJPAT	—	—	0.14	—	—	0.14	—	—	0.14	—	—	0.14	UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	—	—	0.17	—	—	0.17	—	—	0.17	—	—	0.17	UI
<b>CPRI Receiver Jitter Tolerance (11)</b>														
Total jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	> 0.66			> 0.66			> 0.66			> 0.66			UI
Deterministic jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	> 0.4			> 0.4			> 0.4			> 0.4			UI
Total jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	> 0.65			> 0.65			> 0.65			> 0.65			UI
	E.60.LV Pattern = PRBS31	> 0.6			—			—			—			UI
Deterministic jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	> 0.37			> 0.37			> 0.37			> 0.37			UI
	E.60.LV Pattern = PRBS31	> 0.45			—			—			—			UI
Combined deterministic and random jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	> 0.55			> 0.55			> 0.55			> 0.55			UI
<b>OBSAI Transmit Jitter Generation (12)</b>														
Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Deterministic jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	—	—	0.17	UI

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 2 of 7)**

Symbol/ Description	Conditions	–C3 and –I3			–C4 and –I4			Unit
		Min	Typ	Max	Min	Typ	Max	
Jitter tolerance at 2488.32 Mbps	Jitter frequency = 0.06 KHz Pattern = PRBS15	> 15		> 15		> 15		UI
	Jitter frequency = 100 KHZ Pattern = PRBS15	> 1.5		> 1.5		> 1.5		UI
	Jitter frequency = 1 MHz Pattern = PRBS15	> 0.15		> 0.15		> 0.15		UI
	Jitter frequency = 10 MHz Pattern = PRBS15	> 0.15		> 0.15		> 0.15		UI
<b>Fibre Channel Transmit Jitter Generation (4), (5)</b>								
Total jitter FC-1	Pattern = CRPAT	—	—	0.23	—	—	0.23	UI
Deterministic jitter FC-1	Pattern = CRPAT	—	—	0.11	—	—	0.11	UI
Total jitter FC-2	Pattern = CRPAT	—	—	0.33	—	—	0.33	UI
Deterministic jitter FC-2	Pattern = CRPAT	—	—	0.2	—	—	0.2	UI
Total jitter FC-4	Pattern = CRPAT	—	—	0.52	—	—	0.52	UI
Deterministic jitter FC-4	Pattern = CRPAT	—	—	0.33	—	—	0.33	UI
<b>Fibre Channel Receiver Jitter Tolerance (4), (6)</b>								
Deterministic jitter FC-1	Pattern = CJTPAT	> 0.37		> 0.37		> 0.37		UI
Random jitter FC-1	Pattern = CJTPAT	> 0.31		> 0.31		> 0.31		UI
Sinusoidal jitter FC-1	Fc/25000	> 1.5		> 1.5		> 1.5		UI
	Fc/1667	> 0.1		> 0.1		> 0.1		UI
Deterministic jitter FC-2	Pattern = CJTPAT	> 0.33		> 0.33		> 0.33		UI
Random jitter FC-2	Pattern = CJTPAT	> 0.29		> 0.29		> 0.29		UI
Sinusoidal jitter FC-2	Fc/25000	> 1.5		> 1.5		> 1.5		UI
	Fc/1667	> 0.1		> 0.1		> 0.1		UI
Deterministic jitter FC-4	Pattern = CJTPAT	> 0.33		> 0.33		> 0.33		UI
Random jitter FC-4	Pattern = CJTPAT	> 0.29		> 0.29		> 0.29		UI
Sinusoidal jitter FC-4	Fc/25000	> 1.5		> 1.5		> 1.5		UI
	Fc/1667	> 0.1		> 0.1		> 0.1		UI
<b>XAU1 Transmit Jitter Generation (7)</b>								
Total jitter at 3.125 Gbps	Pattern = CJPAT	—	—	0.3	—	—	0.3	UI
Deterministic jitter at 3.125 Gbps	Pattern = CJPAT	—	—	0.17	—	—	0.17	UI
<b>XAU1 Receiver Jitter Tolerance (7)</b>								
Total jitter	—	> 0.65		> 0.65		> 0.65		UI
Deterministic jitter	—	> 0.37		> 0.37		> 0.37		UI

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 4 of 7)**

Symbol/ Description	Conditions	–C3 and –I3			–C4 and –I4			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>GIGE Receiver Jitter Tolerance (11)</b>								
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT			> 0.4			> 0.4	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT			> 0.66			> 0.66	UI
<b>HiGig Transmit Jitter Generation</b>								
Deterministic jitter (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT	—	—	0.17	—	—	—	UI
Total jitter (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT	—	—	0.35	—	—	—	UI
<b>HiGig Receiver Jitter Tolerance</b>								
Deterministic jitter tolerance (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT			> 0.37	—	—	—	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT			> 0.65	—	—	—	UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter frequency = 22.1 KHz Data rate = 3.75 Gbps Pattern = CJPAT			> 8.5	—	—	—	UI
	Jitter frequency = 22.1 KHz Data rate = 3.75 Gbps Pattern = CJPAT			> 0.1	—	—	—	UI
	Jitter frequency = 22.1 KHz Data rate = 3.75 Gbps Pattern = CJPAT			> 0.1	—	—	—	UI
<b>(OIF) CEI Transmitter Jitter Generation</b>								
Total jitter (peak-to-peak)	Data rate = 6.375 Gbps Pattern = PRBS15 BER = $10^{-12}$	—	—	0.3	—	—	0.3	UI
<b>(OIF) CEI Receiver Jitter Tolerance</b>								
Deterministic jitter tolerance (peak-to-peak)	Data rate = 6.375 Gbps Pattern = PRBS31 BER = $10^{-12}$			> 0.675	—	—	—	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data rate = 6.375 Gbps Pattern = PRBS31 BER = $10^{-12}$			> 0.988	—	—	—	UI

Figure 1–6 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

**Figure 1–6. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for Arria II GZ Devices at a 1.25 Gbps Data Rate**




Table 1–56 lists the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

**Table 1–56. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for Arria II GZ Devices at 1.25 Gbps Data Rate**

Jitter Frequency (Hz)		Sinusoidal Jitter (UI)
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350

## External Memory Interface Specifications

For the maximum clock rate supported for Arria II GX and GZ device family, refer to the [External Memory Interface Spec Estimator](#) page on the Altera website.

Table 1–57 lists the external memory interface specifications for Arria II GX devices.

**Table 1–57. External Memory Interface Specifications for Arria II GX Devices (Part 1 of 2)**

Frequency Mode	Frequency Range (MHz)			Resolution (°)	DQS Delay Buffer Mode (1)	Number of Delay Chains
	C4	I3, C5, I5	C6			
0	90-140	90-130	90-110	22.5	Low	16
1	110-180	110-170	110-150	30	Low	12
2	140-220	140-210	140-180	36	Low	10
3	170-270	170-260	170-220	45	Low	8
4	220-340	220-310	220-270	30	High	12

**Table 1–57. External Memory Interface Specifications for Arria II GX Devices (Part 2 of 2)**

Frequency Mode	Frequency Range (MHz)			Resolution (°)	DQS Delay Buffer Mode (1)	Number of Delay Chains
	C4	I3, C5, I5	C6			
5	270-410	270-380	270-320	36	High	10
6	320-450	320-410	320-370	45	High	8

**Note to Table 1–57:**

- (1) Low indicates a 6-bit DQS delay setting; high indicates a 5-bit DQS delay setting.

Table 1–58 lists the DLL frequency range specifications for Arria II GZ devices.

**Table 1–58. DLL Frequency Range Specifications for Arria II GZ Devices**

Frequency Mode	Frequency Range (MHz)		Available Phase Shift	DQS Delay Buffer Mode (1)	Number of Delay Chains
	-3	-4			
0	90-130	90-120	22.5°, 45°, 67.5°, 90°	Low	16
1	120-170	120-160	30°, 60°, 90°, 120°	Low	12
2	150-210	150-200	36°, 72°, 108°, 144°	Low	10
3	180-260	180-240	45°, 90°, 135°, 180°	Low	8
4	240-320	240-290	30°, 60°, 90°, 120°	High	12
5	290-380	290-360	36°, 72°, 108°, 144°	High	10
6	360-450	360-450	45°, 90°, 135°, 180°	High	8
7	470-630	470-590	60°, 120°, 180°, 240°	High	6

**Note to Table 1–58:**

- (1) Low indicates a 6-bit DQS delay setting; high indicates a 5-bit DQS delay setting.

Table 1–59 lists the DQS phase offset delay per stage for Arria II GX devices.

**Table 1–59. DQS Phase Offset Delay Per Setting for Arria II GX Devices (Note 1), (2), (3)**

Speed Grade	Min	Max	Unit
C4	7.0	13.0	ps
I3, C5, I5	7.0	15.0	ps
C6	8.5	18.0	ps

**Notes to Table 1–59:**

- (1) The valid settings for phase offset are -64 to +63 for frequency modes 0 to 3 and -32 to +31 for frequency modes 4 to 5.  
(2) The typical value equals the average of the minimum and maximum values.  
(3) The delay settings are linear.

Table 1–63 lists the memory output clock jitter specifications for Arria II GZ devices.

**Table 1–63. Memory Output Clock Jitter Specification for Arria II GZ Devices (Note 1), (2), (3)**

Parameter	Clock Network	Symbol	-3		-4		Unit
			Min	Max	Min	Max	
Clock period jitter	Regional	$t_{JIT(per)}$	-55	55	-55	55	ps
Cycle-to-cycle period jitter	Regional	$t_{JIT(cc)}$	-110	110	-110	110	ps
Duty cycle jitter	Regional	$t_{JIT(duty)}$	-82.5	82.5	-82.5	82.5	ps
Clock period jitter	Global	$t_{JIT(per)}$	-82.5	82.5	-82.5	82.5	ps
Cycle-to-cycle period jitter	Global	$t_{JIT(cc)}$	-165	165	-165	165	ps
Duty cycle jitter	Global	$t_{JIT(duty)}$	-90	90	-90	90	ps

**Notes to Table 1–63:**

- (1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.
- (2) The clock jitter specification applies to memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a regional or global clock network as specified. Altera recommends using regional clock networks whenever possible.
- (3) The memory output clock jitter stated in Table 1–63 is applicable when an input jitter of 30 ps is applied.

## Duty Cycle Distortion (DCD) Specifications

Table 1–64 lists the worst-case DCD specifications for Arria II GX devices.

**Table 1–64. Duty Cycle Distortion on I/O Pins for Arria II GX Devices (Note 1)**

Symbol	C4		I3, C5, I5		C6		Unit
	Min	Max	Min	Max	Min	Max	
Output Duty Cycle	45	55	45	55	45	55	%

**Note to Table 1–64:**

- (1) The DCD specification applies to clock outputs from the PLL, global clock tree, IOE driving dedicated, and general purpose I/O pins.

Table 1–65 lists the worst-case DCD specifications for Arria II GZ devices.

**Table 1–65. Duty Cycle Distortion on I/O Pins for Arria II GZ Devices (Note 1)**

Symbol	C3, I3		C4, I4		Unit
	Min	Max	Min	Max	
Output Duty Cycle	45	55	45	55	%

**Note to Table 1–65:**

- (1) The DCD specification applies to clock outputs from the PLL, global clock tree, IOE driving dedicated, and general purpose I/O pins.

## I/O Timing

Altera offers two ways to determine I/O timing:

- Using the Microsoft Excel-based I/O Timing.
- Using the Quartus II Timing Analyzer.

The Microsoft Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.



The Microsoft Excel-based I/O Timing spreadsheet is downloadable from the [Literature: Arria II Devices](#) web page.

**Table 1–68. Glossary (Part 4 of 4)**

<b>Letter</b>	<b>Subject</b>	<b>Definitions</b>
<b>U, V</b>	$V_{CM(DC)}$	DC common mode input voltage.
	$V_{ICM}$	Input common mode voltage: The common mode of the differential signal at the receiver.
	$V_{ID}$	Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	$V_{DIF(AC)}$	AC differential input voltage: Minimum AC input differential voltage required for switching.
	$V_{DIF(DC)}$	DC differential input voltage: Minimum DC input differential voltage required for switching.
	$V_{IH}$	Voltage input high: The minimum positive voltage applied to the input which is accepted by the device as a logic high.
	$V_{IH(AC)}$	High-level AC input voltage.
	$V_{IH(DC)}$	High-level DC input voltage.
	$V_{IL}$	Voltage input low: The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	$V_{IL(AC)}$	Low-level AC input voltage.
	$V_{IL(DC)}$	Low-level DC input voltage.
	$V_{OCM}$	Output common mode voltage: The common mode of the differential signal at the transmitter.
	$V_{OD}$	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
<b>W, X, Y, Z</b>	<b>W</b>	High-speed I/O block: The clock boost factor.

## Document Revision History

Table 1–69 lists the revision history for this chapter.

**Table 1–69. Document Revision History (Part 1 of 2)**

<b>Date</b>	<b>Version</b>	<b>Changes</b>
December 2013	4.4	Updated Table 1–34 and Table 1–35.
July 2012	4.3	<ul style="list-style-type: none"> <li>■ Updated the <math>V_{CCH\_GXBL/R}</math> operating conditions in Table 1–6.</li> <li>■ Finalized Arria II GZ information in Table 1–20.</li> <li>■ Added BLVDS specification in Table 1–32 and Table 1–33.</li> <li>■ Updated input and output waveforms in Table 1–68.</li> </ul>
December 2011	4.2	<ul style="list-style-type: none"> <li>■ Updated Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table 1–40, Table 1–41, Table 1–54, and Table 1–67.</li> <li>■ Minor text edits.</li> </ul>
June 2011	4.1	<ul style="list-style-type: none"> <li>■ Added Table 1–60.</li> <li>■ Updated Table 1–32, Table 1–33, Table 1–38, Table 1–41, and Table 1–61.</li> <li>■ Updated the “Switching Characteristics” section introduction.</li> <li>■ Minor text edits.</li> </ul>

**Table 1–69. Document Revision History (Part 2 of 2)**

Date	Version	Changes
December 2010	4.0	<ul style="list-style-type: none"> <li>■ Added Arria II GZ information.</li> <li>■ Added Table 1–61 with Arria II GX information.</li> <li>■ Updated Table 1–1, Table 1–2, Table 1–5, Table 1–6, Table 1–7, Table 1–11, Table 1–35, Table 1–37, Table 1–40, Table 1–42, Table 1–44, Table 1–45, Table 1–57, Table 1–61, and Table 1–63.</li> <li>■ Updated Figure 1–5.</li> <li>■ Updated for the Quartus II version 10.0 release.</li> <li>■ Updated the first paragraph for searchability.</li> <li>■ Minor text edits.</li> </ul>
July 2010	3.0	<ul style="list-style-type: none"> <li>■ Updated Table 1–1, Table 1–4, Table 1–16, Table 1–19, Table 1–21, Table 1–23, Table 1–25, Table 1–26, Table 1–30, and Table 1–35</li> <li>■ Added Table 1–27 and Table 1–29.</li> <li>■ Added I3 speed grade information to Table 1–19, Table 1–21, Table 1–22, Table 1–24, Table 1–25, Table 1–30, Table 1–32, Table 1–33, Table 1–34, and Table 1–35.</li> <li>■ Updated the “Operating Conditions” section.</li> <li>■ Removed “Preliminary” from Table 1–19, Table 1–21, Table 1–22, Table 1–23, Table 1–24, Table 1–25, Table 1–26, Table 1–28, Table 1–30, Table 1–32, Table 1–33, Table 1–34, and Figure 1–4.</li> <li>■ Minor text edits.</li> </ul>
March 2010	2.3	<p>Updated for the Quartus II version 9.1 SP2 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1–3, Table 1–7, Table 1–19, Table 1–21, Table 1–22, Table 1–24, Table 1–25 and Table 1–33.</li> <li>■ Updated “Recommended Operating Conditions” section.</li> <li>■ Minor text edits.</li> </ul>
February 2010	2.2	Updated Table 1–19.
February 2010	2.1	<p>Updated for Arria II GX v9.1 SP1 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1–19, Table 1–23, Table 1–28, Table 1–30, and Table 1–33.</li> <li>■ Added Figure 1–5.</li> <li>■ Minor text edits.</li> </ul>
November 2009	2.0	<p>Updated for Arria II GX v9.1 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1–1, Table 1–4, Table 1–13, Table 1–14, Table 1–19, Table 1–15, Table 1–22, Table 1–24, and Table 1–28.</li> <li>■ Added Table 1–6 and Table 1–33.</li> <li>■ Added “Bus Hold” on page 1–5.</li> <li>■ Added “IOE Programmable Delay” section.</li> <li>■ Minor text edit.</li> </ul>
June 2009	1.2	<ul style="list-style-type: none"> <li>■ Updated Table 1–1, Table 1–3, Table 1–7, Table 1–8, Table 1–18, Table 1–23, Table 1–25, Table 1–26, Table 1–29, Table 1–30, Table 1–31, Table 1–32, and Table 1–33.</li> <li>■ Added Table 1–32.</li> <li>■ Updated Equation 1–1.</li> </ul>
March 2009	1.1	Added “I/O Timing” section.
February 2009	1.0	Initial release.