

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2530
Number of Logic Elements/Cells	60214
Total RAM Bits	5371904
Number of I/O	364
Number of Gates	-
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2agx65df29i5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for Arria II GX and GZ devices. All supplies are required to monotonically reach their full-rail values without plateaus within t_{RAMP} .

Table 1–5 lists the recommended operating conditions for Arria II GX devices.

Table 1-5. Recommended Operating Conditions for Arria II GX Devices (Note 1) (Part 1 of 2)

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V _{CC}	Supplies power to the core, periphery, I/O registers, PCIe HIP block, and transceiver PCS	_	0.87	0.90	0.93	V
V _{CCCB}	Supplies power to the configuration RAM bits	_	1.425	1.50	1.575	V
V _{CCBAT} (2)	Battery back-up power supply for design security volatile key registers	_	1.2	_	3.3	V
M	Supplies power to the I/O pre-drivers,		3.135	3.3	3.465	V
V _{CCPD} (3)	differential input buffers, and MSEL		2.85	3.0	3.15	V
(0)	circuitry	I	2.375	2.5	2.625	٧
			3.135	3.3	3.465	V
		_	2.85	3.0	3.15 5 2.625	V
V	Supplies power to the I/O banks (4)	_	2.375	2.5	2.625	V
V _{CCIO}	oupplies power to the 1/0 banks (4)	_	1.71	1.8	1.89	V
		_	1.425	1.5	1.575	V
		_	1.14	1.2	1.26	V
V _{CCD_PLL}	Supplies power to the digital portions of the PLL		0.87	0.90	0.93	V
V _{CCA_PLL}	Supplies power to the analog portions of the PLL and device-wide power management circuitry	_	2.375	2.5	2.625	V
V _I	DC Input voltage	_	-0.5	_	3.6	V
V ₀	Output voltage	_	0	_	V _{CCIO}	V
V _{CCA}	Supplies power to the transceiver PMA regulator	_	2.375	2.5	2.625	V
V _{CCL_GXB}	Supplies power to the transceiver PMA TX, PMA RX, and clocking	_	1.045	1.1	1.155	V
V _{CCH_GXB}	Supplies power to the transceiver PMA output (TX) buffer	_	1.425	1.5	1.575	V
т	Operating junction temperature	Commercial	0	_	85	°C
T _J	Operating junction temperature	Industrial	-40	_	100	°C

I/O Pin Leakage Current

Table 1–7 lists the Arria II GX I/O pin leakage current specifications.

Table 1-7. I/O Pin Leakage Current for Arria II GX Devices

Symbol	Description	Conditions	Min	Тур	Max	Unit
I _I	Input pin	$V_I = 0 V \text{ to } V_{CCIOMAX}$	-10	_	10	μΑ
I _{OZ}	Tri-stated I/O pin	$V_0 = 0 \text{ V to } V_{\text{CCIOMAX}}$	-10	_	10	μΑ

Table 1–8 lists the Arria II GZ I/O pin leakage current specifications.

Table 1–8. I/O Pin Leakage Current for Arria II GZ Devices

Symbol	Description	Conditions	Min	Тур	Max	Unit
I _I	Input pin	$V_I = 0 V to V_{CCIOMAX}$	-20	_	20	μΑ
I _{OZ}	Tri-stated I/O pin	$V_0 = 0 \text{ V to } V_{\text{CCIOMAX}}$	-20	_	20	μΑ

Bus Hold

Bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1–9 lists bus hold specifications for Arria II GX devices.

Table 1–9. Bus Hold Parameters for Arria II GX Devices (Note 1)

			V _{CCIO} (V)												
Parameter	Symbol	Cond.	1	.2	1.	1.5		1.8		2.5		3.0		3.3	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold low, sustaining current	I _{SUSL}	V _{IN} > V _{IL} (max.)	8	_	12	_	30	_	50	_	70	_	70	_	μА
Bus-hold high, sustaining current	I _{SUSH}	V _{IN} < V _{IL} (min.)	-8	_	-12	_	-30	_	-50	_	-70	_	-70	_	μА
Bus-hold low, overdrive current	I _{ODL}	0 V < V _{IN} < V _{CCIO}	_	125	_	175	_	200	_	300	_	500	_	500	μА
Bus-hold high, overdrive current	I _{ODH}	0 V < V _{IN} < V _{CCIO}	_	-125	_	-175	_	-200	_	-300	_	-500	_	-500	μА
Bus-hold trip point	V_{TRIP}	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

Note to Table 1-9:

(1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

Table 1–10 lists the bus hold specifications for Arria II GZ devices.

Table 1–10. Bus Hold Parameters for Arria II GZ Devices

			V _{CCIO} (V)										
Parameter	Symbol	Cond.	1	.2	1	.5	1	.8	2	.5	3	.0	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold Low sustaining current	I _{SUSL}	V _{IN} > V _{IL} (max.)	22.5	_	25.0	_	30.0	_	50.0	_	70.0	_	μА
Bus-hold High sustaining current	I _{SUSH}	V _{IN} < V _{IH} (min.)	-22.5	_	-25.0	_	-30.0	_	-50.0	_	-70.0	_	μА
Bus-hold Low overdrive current	I _{ODL}	OV < V _{IN} < V _{CCIO}	_	120	_	160	_	200	_	300	_	500	μΑ
Bus-hold High overdrive current	Годн	0V < V _{IN} < V _{CCIO}	_	-120	_	-160	_	-200	_	-300	_	-500	μА
Bus-hold trip point	V_{TRIP}	_	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

OCT Specifications

Table 1–11 lists the Arria II GX device and differential OCT with and without calibration accuracy.

Table 1–11. OCT With and Without Calibration Specification for Arria II GX Device I/Os (Note 1) (Part 1 of 2)

Cumbal	Deceriation	Conditions (V)	Calibration	n Accuracy	Unit	
Symbol	Description	Conditions (V)	Commercial	Industrial		
25-Ω R _S 3.0, 2.5	25- Ω series OCT without calibration	$V_{CCIO} = 3.0, 2.5$	± 30	± 40	%	
50-Ω R _S 3.0, 2.5	50- Ω series OCT without calibration	V _{CCIO} = 3.0, 2.5	± 30	± 40	%	
25-Ω R _S 1.8	25-Ω series OCT without calibration	V _{CCIO} = 1.8	± 40	± 50	%	
50-Ω R _S 1.8	50- Ω series OCT without calibration	V _{CCIO} = 1.8	± 40	± 50	%	
25-Ω R _S 1.5, 1.2	25-Ω series OCT without calibration	V _{CCIO} = 1.5, 1.2	± 50	± 50	%	
50-Ω R _S 1.5, 1.2	50- Ω series OCT without calibration	V _{CCIO} = 1.5, 1.2	± 50	± 50	%	
25-Ω R _S 3.0, 2.5, 1.8, 1.5, 1.2	25-Ω series OCT with calibration	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2	± 10	± 10	%	

The calibration accuracy for calibrated series and parallel OCTs are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Table 1–13 lists the Arria II GZ OCT without calibration resistance tolerance to PVT changes.

Table 1–13. OCT Without Calibration Resistance Tolerance Specifications for Arria II GZ Devices

0	Paradotta:	0	Resistance	Tolerance	1114
Symbol	Description	Conditions (V)	C3,I3	C4,I4	Unit
25-Ω R _S 3.0 and 2.5	25-Ω internal series OCT without calibration	$V_{CCIO} = 3.0, 2.5$	± 40	± 40	%
25-Ω R _S 1.8 and 1.5	25-Ω internal series OCT without calibration	V _{CCIO} = 1.8, 1.5	± 40	± 40	%
25-Ω R _S 1.2	25-Ω internal series OCT without calibration	V _{CCIO} = 1.2	± 50	± 50	%
50-Ω R _S 3.0 and 2.5	50-Ω internal series OCT without calibration	V _{CCIO} = 3.0, 2.5	± 40	± 40	%
50-Ω R _S 1.8 and 1.5	50-Ω internal series OCT without calibration	V _{CCIO} = 1.8, 1.5	± 40	± 40	%
50-Ω R _S 1.2	50-Ω internal series OCT without calibration	V _{CCIO} = 1.2	± 50	± 50	%
100-Ω R _D 2.5	100-Ω internal differential OCT	V _{CCIO} = 2.5	± 25	± 25	%

OCT calibration is automatically performed at power up for OCT-enabled I/Os. When voltage and temperature conditions change after calibration, the resistance may change. Use Equation 1–1 and Table 1–14 to determine the OCT variation when voltage and temperature vary after power-up calibration for Arria II GX and GZ devices.

Equation 1–1. OCT Variation (Note 1)

$$R_{OCT} = R_{SCAL} \bigg(1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \bigg)$$

Notes to Equation 1–1:

(1) R_{OCT} value calculated from Equation 1–1shows the range of OCT resistance with the variation of temperature and V_{CCIO}.

Use the following with Equation 1–1:

- \blacksquare R_{SCAL} is the OCT resistance value at power up.
- lacktriangle ΔT is the variation of temperature with respect to the temperature at power up.
- lacksquare ΔV is the variation of voltage with respect to the V_{CCIO} at power up.
- \blacksquare dR/dT is the percentage change of R_{SCAL} with temperature.
- $\,\blacksquare\,\, dR/dV$ is the percentage change of R_{SCAL} with voltage.

Table 1–14 lists the OCT variation with temperature and voltage after power-up calibration for Arria II GX devices.

Table 1–14. OCT Variation after Power-up Calibration for Arria II GX Devices

Nominal Voltage V _{CCIO} (V)	dR/dT (%/°C)	dR/dV (%/mV)
3.0	0.262	0.035
2.5	0.234	0.039
1.8	0.219	0.086
1.5	0.199	0.136
1.2	0.161	0.288

Table 1–15 lists the OCT variation with temperature and voltage after power-up calibration for Arria II GZ devices.

Table 1–15. OCT Variation after Power-Up Calibration for Arria II GZ Devices (Note 1)

Nominal Voltage, V _{ccio} (V)	dR/dT (%/°C)	dR/dV (%/mV)
3.0	0.189	0.0297
2.5	0.208	0.0344
1.8	0.266	0.0499
1.5	0.273	0.0744
1.2	0.317	0.1241

Note to Table 1-15:

Pin Capacitance

Table 1–16 lists the pin capacitance for Arria II GX devices.

Table 1-16. Pin Capacitance for Arria II GX Devices

Symbol	Description	Typical	Unit
C ₁₀	Input capacitance on I/O pins, dual-purpose pins (differential I/O, clock, $R_{up},R_{dn}),$ and dedicated clock input pins	7	pF

⁽¹⁾ Valid for V_{CCIO} range of ±5% and temperature range of 0° to 85°C.

Table 1–19 lists the weak pull-up resistor values for Arria II GZ devices.

Table 1–19. Internal Weak Pull-Up Resistor for Arria II GZ Devices (Note 1), (2)

Symbol	Description	Conditions	Min	Тур	Max	Unit
	Value of the I/O pin pull-up	$V_{CCIO} = 3.0 \text{ V } \pm 5\%$ (3)		25	_	kΩ
	resistor before and during	$V_{CCIO} = 2.5 \text{ V } \pm 5\%$ (3)	_	25	_	kΩ
R _{PU}	configuration, as well as user	$V_{CCIO} = 1.8 \text{ V } \pm 5\%$ (3)	_	25	_	kΩ
	mode if the programmable	$V_{CCIO} = 1.5 \text{ V } \pm 5\%$ (3)	_	25	_	kΩ
	pull-up resistor option is enabled.	$V_{CCIO} = 1.2 \text{ V } \pm 5\%$ (3)	_	25	_	kΩ

Notes to Table 1-19:

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k Ω .
- (3) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .

Hot Socketing

Table 1–20 lists the hot-socketing specification for Arria II GX and GZ devices.

Table 1–20. Hot Socketing Specifications for Arria II Devices

Symbol	Description	Maximum
I _{IIOPIN(DC)}	DC current per I/O pin	300 μΑ
I _{IOPIN(AC)}	AC current per I/O pin	8 mA (1)
I _{XCVRTX(DC)}	DC current per transceiver TX pin	100 mA
I _{XCVRRX(DC)}	DC current per transceiver RX pin	50 mA

Note to Table 1-20:

Schmitt Trigger Input

The Arria II GX device supports Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rates.

Table 1–21 lists the hysteresis specifications across the supported V_{CCIO} range for Schmitt trigger inputs in Arria II GX devices.

Table 1–21. Schmitt Trigger Input Hysteresis Specifications for Arria II GX Devices

Symbol	Description	Condition (V)	Minimum	Unit
		V _{CCIO} = 3.3	220	mV
V	Hysteresis for Schmitt trigger input	V _{CCIO} = 2.5	180	mV
V _{Schmitt}	Trysteresis for Schmitt trigger input	V _{CCIO} = 1.8	110	mV
		V _{CCIO} = 1.5	70	mV

⁽¹⁾ The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{10PIN}| = C dv/dt$, in which "C" is I/O pin capacitance and "dv/dt" is slew rate.

I/O Standard Specifications

Table 1–22 through Table 1–35 list input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by the Arria II device family. They also show the Arria II device family I/O standard specifications. V_{OL} and V_{OH} values are valid at the corresponding I_{OH} and I_{OL} , respectively.



For an explanation of terms used in Table 1–22 through Table 1–35, refer to "Glossary" on page 1–74.

Table 1–22 lists the single-ended I/O standards for Arria II GX devices.

Table 1–22. Single-Ended I/O Standards for Arria II GX Devices

I/O Standard		V _{CCIO} (V)		VII	_ (V)	V _{IH}	_I (V)	V _{OL} (V)	V _{OH} (V)	I _{OL}	I _{OH}
I/O Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mÅ)	(mA)
3.3 V LVTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3 V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V _{CCIO} -0.2	2	-2
3.0 V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	V _{CCIO} + 0.3	0.45	2.4	4	-4
3.0 V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	V _{CCIO} + 0.3	0.2	V _{CCIO} - 0.2	0.1	-0.1
2.5 V LVCMOS	2.375	2.5	2.625	-0.3	0.7	1.7	V _{CCIO} + 0.3	0.4	2	1	-1
1.8 V LVCMOS	1.71	1.8	1.89	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.45	V _{CCIO} - 0.45	2	-2
1.5 V LVCMOS	1.425	1.5	1.575	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2
1.2 V LVCMOS	1.14	1.2	1.26	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2
3.0-V PCI	2.85	3	3.15	_	0.3 × V _{CCIO}	0.5 × V _{CCIO}	V _{CCIO} + 0.3	0.1 × V _{CCIO}	0.9 × V _{CCIO}	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	_	0.35 × V _{CCIO}	0.5 × V _{CCIO}	V _{CCIO} + 0.3	0.1 × V _{CCIO}	0.9 × V _{CCIO}	1.5	-0.5

Table 1–23 lists the single-ended I/O standards for Arria II GZ devices.

Table 1–23. Single-Ended I/O Standards for Arria II GZ Devices (Part 1 of 2)

I/O Standard		V _{CCIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OH} (V)	I _{OL}	I _{OH}
i/U Stanuaru	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	(mÅ)
LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V _{CCIO} - 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.45	V _{CCIO} - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2

1		α		
iectri	cai	Gna	racter	istics

Table 1	−23. 3	Single-Ende	d I/O Stan	dards for <i>l</i>	Arria II GZ	Devices ((Part 2 of 2)
---------	---------------	-------------	------------	--------------------	-------------	-----------	---------------

I/O Standard		V _{CCIO} (V)		V _{IL} (V)		V _{IH}	(V)	V _{OL} (V)	V _{OH} (V)	I _{OL}	I _{OH}
i/O Stailuaiu	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	(mA)
1.2 V	1.14	1.2	1.26	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2
3.0-V PCI	2.85	3	3.15	_	0.3 × V _{CCIO}	0.5 × V _{CCIO}	3.6	0.1 × V _{CCIO}	0.9 × V _{CCIO}	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	_	0.35 × V _{CCIO}	0.5 × V _{CCIO}	_	0.1 × V _{CCIO}	0.9 × V _{CCIO}	1.5	-0.5

Table 1–24 lists the single-ended SSTL and HSTL I/O reference voltage specifications for Arria II GX devices.

Table 1-24. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria II GX Devices

I/O Ctondord		V _{CCIO} (V)			V _{REF} (V)		V _{TT} (V)			
I/O Standard	Min Typ Max		Min Typ		Max	Min	Тур	Max		
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	V _{REF} - 0.04	V_{REF}	V _{REF} + 0.04	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	0.47 × V _{CCIO}	0.5 × V _{CCIO}	0.53 × V _{CCIO}	0.47 × V _{CCIO}	0.5 × V _{CCIO}	0.53 × V _{CCIO}	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95	
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79	
HSTL-12 Class I, II	1.14	1.2	1.26	0.48 × V _{CCIO}	0.5 × V _{CCIO}	0.52 × V _{CCIO}	_	V _{CCIO} /2	_	

Table 1–25 lists the single-ended SSTL and HSTL I/O reference voltage specifications for Arria II GZ devices.

Table 1–25. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria II GZ Devices

I/O Standard		V _{CCIO} (V)			V _{REF} (V)		V _{TT} (V)			
i/O Stanuaru	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	V _{REF} - 0.04	V_{REF}	V _{REF} + 0.04	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} - 0.04	V_{REF}	V _{REF} + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	0.47 × V _{CCIO}	0.5 × V _{CCIO}	0.53 × V _{CCIO}	0.47 × V _{CCIO}	V_{REF}	0.53 × V _{CCIO}	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V _{CCIO} /2	_	
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V _{CCIO} /2	_	
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 × V _{CCIO}	0.5 × V _{CCIO}	0.53 × V _{CCIO}	_	V _{CCIO} /2	_	

Table 1-34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 7 of 7)

Symbol/ Condition			13		C4			C5 and I5			C6			Unit
Description	Conuntion	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIII
Digital reset pulse width	_		Minimum is 2 parallel clock cycles											

Notes to Table 1-34:

- (1) For AC-coupled links, the on-chip biasing circuit is switched off before and during configuration. Ensure that input specifications are not violated during this period.
- (2) The rise/fall time is specified from 20% to 80%.
- (3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f (MHz) = REFCLK rms phase jitter at 100 MHz * 100/f.
- (4) The minimum reconfig_clk frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter only** mode. The minimum reconfig_clk frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode. For more information, refer to AN 558: Implementing Dynamic Reconfiguration in Arria II Devices.
- (5) If your design uses more than one dynamic reconfiguration controller instances (altgx_reconfig) to control the transceiver channels (altgx) physically located on the same side of the device, and if you use different reconfig_clk sources for these altgx_reconfig instances, the delta time between any two of these reconfig_clk sources becoming stable must not exceed the maximum specification listed.
- (6) The device cannot tolerate prolonged operation at this absolute maximum.
- (7) You must use the 1.1-V RX V_{ICM} setting if the input serial data standard is LVDS and the link is DC-coupled.
- (8) The rate matcher supports only up to ± 300 parts per million (ppm).
- (9) Time taken to rx pll locked goes high from rx analogreset de-assertion. Refer to Figure 1-1.
- (10) The time in which the CDR must be kept in lock-to-reference mode after rx pll locked goes high and before rx locktodata is asserted in manual mode. Refer to Figure 1-1.
- (11) The time taken to recover valid data after the rx locktodata signal is asserted in manual mode. Refer to Figure 1–1.
- (12) The time taken to recover valid data after the rx freqlocked signal goes high in automatic mode. Refer to Figure 1-2.
- (13) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

Chapter 1: Device Datasheet for Arria II Devices Switching Characteristics

Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 3 of 5)

Symbol/		_	C3 and –I3	3 (1)		-C4 and -	·14	II.a.i.k	
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit	
Receiver DC Coupling Support	_		ıpled Links	on about red " section in					
	85– Ω setting		85 ± 20%	6		Ω			
Differential on-chip	100–Ω setting		100 ± 20	%		100 ± 20°	%	Ω	
termination resistors	120–Ω setting		120 ± 20	%		120 ± 20°	%	Ω	
	150-Ω setting		150 ± 20	%		150 ± 20°	%	Ω	
Differential and common mode return loss	PCIe (Gen 1 and Gen 2), XAUI, HiGig+, CEI SR/LR, SRIO SR/LR, CPRI LV/HV, OBSAI, SATA		Compliant						
Programmable PPM detector (9)	_		± 62.5, 10	0, 125, 200,	, 250, 300	ppm			
Run length	_	_	_	200	_	_	200	UI	
Programmable equalization	_	_	_	16	_	_	16	dB	
t _{LTR} (10)	_	_	_	75	_	_	75	μs	
t _{LTR_LTD_Manual} (11)	_	15	_	_	15	_	_	μs	
t _{LTD_Manual} (12)	_	_	_	4000	_	_	4000	ns	
t _{LTD_Auto} (13)	_	_	_	4000	_	_	4000	ns	
	PCIe Gen1			2.0 -	- 3.5			MHz	
	PCIe Gen2			40 -	- 65			MHz	
	(OIF) CEI PHY at 6.375 Gbps			20 -	- 35			MHz	
Receiver CDR	XAUI			10 -	- 18			MHz	
3 dB Bandwidth in	SRIO 1.25 Gbps	10 - 18							
lock-to-data (LTD) mode	SRIO 2.5 Gbps			10 -	- 18			MHz	
	SRIO 3.125 Gbps			6 -	10			MHz	
	GIGE			6 -	10			MHz	
	SONET OC12			3 -	- 6			MHz	
	SONET OC48			14 -	- 19			MHz	
Receiver buffer and CDR offset cancellation time (per channel)	_	_	_	17000	_	_	17000	reconfig_clk	
	DC Gain Setting = 0		0	_	_	0	—	dB	
Programmable DC gain	DC Gain Setting = 1		3			3		dB	
	DC Gain Setting = 2	_	6	_	_	6	_	dB	

Figure 1–1 shows the lock time parameters in manual mode.

LTD = lock-to-data. LTR = lock-to-reference.

Figure 1–1. Lock Time Parameters for Manual Mode




Figure 1–2 shows the lock time parameters in automatic mode.

Figure 1–2. Lock Time Parameters for Automatic Mode




Figure 1–3 shows the differential receiver input waveform.

Figure 1-3. Receiver Input Waveform




Figure 1–4 shows the transmitter output waveform.

Figure 1-4. Transmitter Output Waveform




Table 1–36 lists the typical V_{OD} for TX term that equals 85 Ω for Arria II GZ devices.

Table 1–36. Typical $\mbox{V}_{\mbox{\scriptsize 0D}}$ Setting, TX Term = 85 Ω for Arria II GZ Devices

Sumbol	V _{OD} Setting (mV)										
Symbol	0	1	2	3	4	5	6	7			
V _{OD} differential peak-to-peak Typical (mV)	170 ± 20%	340 ± 20%	510 ± 20%	595 ± 20%	680 ± 20%	765 ± 20%	850 ± 20%	1020± 20%			

Table 1–39 lists typical transmitter pre-emphasis levels for Arria II GZ devices (in dB) for the first post tap under the following conditions (low-frequency data pattern [five 1s and five 0s] at 6.25 Gbps). The levels listed in Table 1–39 are a representation of possible pre-emphasis levels under the specified conditions only and that the pre-emphasis levels may change with data pattern and data rate.

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Arria II HSSI HSPICE models.

Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 1 of 2)

Pre- Emphasis	V _{OD} Setting									
1st Post-Tap Setting	0	1	2	3	4	5	6	7		
0	0	0	0	0	0	0	0	0		
1	N/A	0.7	0	0	0	0	0	0		
2	N/A	1	0.3	0	0	0	0	0		
3	N/A	1.5	0.6	0	0	0	0	0		
4	N/A	2	0.7	0.3	0	0	0	0		
5	N/A	2.7	1.2	0.5	0.3	0	0	0		
6	N/A	3.1	1.3	0.8	0.5	0.2	0	0		
7	N/A	3.7	1.8	1.1	0.7	0.4	0.2	0		
8	N/A	4.2	2.1	1.3	0.9	0.6	0.3	0		
9	N/A	4.9	2.4	1.6	1.2	0.8	0.5	0.2		
10	N/A	5.4	2.8	1.9	1.4	1	0.7	0.3		
11	N/A	6	3.2	2.2	1.7	1.2	0.9	0.4		
12	N/A	6.8	3.5	2.6	1.9	1.4	1.1	0.6		
13	N/A	7.5	3.8	2.8	2.1	1.6	1.2	0.6		
14	N/A	8.1	4.2	3.1	2.3	1.7	1.3	0.7		
15	N/A	8.8	4.5	3.4	2.6	1.9	1.5	0.8		
16	N/A	N/A	4.9	3.7	2.9	2.2	1.7	0.9		
17	N/A	N/A	5.3	4	3.1	2.4	1.8	1.1		
18	N/A	N/A	5.7	4.4	3.4	2.6	2	1.2		
19	N/A	N/A	6.1	4.7	3.6	2.8	2.2	1.4		
20	N/A	N/A	6.6	5.1	4	3.1	2.4	1.5		
21	N/A	N/A	7	5.4	4.3	3.3	2.7	1.7		
22	N/A	N/A	8	6.1	4.8	3.8	3	2		
23	N/A	N/A	9	6.8	5.4	4.3	3.4	2.3		
24	N/A	N/A	10	7.6	6	4.8	3.9	2.6		
25	N/A	N/A	11.4	8.4	6.8	5.4	4.4	3		
26	N/A	N/A	12.6	9.4	7.4	5.9	4.9	3.3		
27	N/A	N/A	N/A	10.3	8.1	6.4	5.3	3.6		
28	N/A	N/A	N/A	11.3	8.8	7.1	5.8	4		

Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 9 of 10)

Symbol/	Conditions	l3		C4		C5, I5			C6			11		
Description	Description		Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
OBSAI Receiver Ji	tter Tolerance <i>(12)</i>								•	•				•
Deterministic jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT	> 0.37		> 0.37		> 0.37		> 0.37		UI				
Combined deterministic and random jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT	> 0.55		> 0.55		> 0.55			> 0.55 > 0.55			UI		
	Jitter frequency = 5.4 KHz	> 8.5		> 8.5 > 8		> 8.5		> 8.5		> 8.5		j	UI	
Sinusoidal jitter	Pattern = CJPAT													
tolerance at 768 Mbps	Jitter frequency = 460.8 KHz to 20 MHz		> 0.1		> 0.1		> 0.1		> 0.1		UI			
	Pattern = CJPAT													
	Jitter frequency = 10.9 KHz		> 8.5			> 8.5		> 8.5		i i	> 8.5		j	UI
Sinusoidal jitter tolerance at 1536 Mbps	Pattern = CJPAT													
	Jitter frequency = 921.6 KHz to 20 MHz		> 0.1		> 0.1		> 0.1		> 0.1			UI		
	Pattern = CJPAT													

Table 1-41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 6 of 7)

Symbol/	Oouditions		–C3 and	-I3	-	11			
Description	Conditions	Min	Тур	Max	Min Typ		Max	Unit	
Deterministic jitter at 3.0 Gbps (G2)	Pattern = CJPAT	_	_	0.35	_	_	0.35	UI	
Total jitter at 6.0 Gbps (G3)	Pattern = CJPAT	_	_	0.25	_	_	0.25	UI	
Random jitter at 6.0 Gbps (G3)	Pattern = CJPAT	_	_	0.15	_	_	0.15	UI	
SAS Receiver Jitter Tolerance (13)		•			•			
Total jitter tolerance at 1.5 Gbps (G1)	Pattern = CJPAT	_	_	0.65	_	_	0.65	UI	
Deterministic jitter tolerance at 1.5 Gbps (G1)	Pattern = CJPAT	_	_	0.35	_	_	0.35	UI	
Sinusoidal jitter tolerance at 1.5 Gbps (G1)	Jitter frequency = 900 KHz to 5 MHz Pattern = CJTPAT BER = 1E-12	> 0.1		> 0.1			UI		
CPRI Transmit Jitter Generation	(14)								
	E.6.HV, E.12.HV Pattern = CJPAT	_	_	0.279	_	_	0.279	UI	
Total jitter	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	_	_	0.35	_	_	0.35	UI	
	E.6.HV, E.12.HV Pattern = CJPAT	_	_	0.14	_	_	0.14	UI	
Deterministic jitter	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	_	_	0.17	_	_	0.17	UI	
CPRI Receiver Jitter Tolerance	(14)		ı		ı	<u>I</u>			
Total jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT		> 0.66			> 0.66		UI	
Deterministic jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	> 0.4					UI		
Total jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT		> 0.65			> 0.65		UI	
Deterministic jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT		> 0.37 > 0.37				UI		
Combined deterministic and random jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	> 0.55			UI				
OBSAI Transmit Jitter Generation	(15)	•			1				
Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern CJPAT	_	_	0.35	_	_	0.35	UI	
Deterministic jitter at 768 MBps, 1536 Mbps, and 3072 Mbps Pattern CJPAT		_	_	0.17	_	_	0.17	UI	

Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 7 of 7)

Symbol/		-C3 and -I3				T				
Description	Conditions	Min 1		Max	Min	Тур	Max	- Unit		
OBSAI Receiver Jitter Tolerance	(15)			<u>I</u>						
Deterministic jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.37	,		UI				
Combined deterministic and random jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT > 0.55 > 0.55				> 0.55 > 0.55					
	Jitter frequency = 5.4 KHz Pattern = CJPAT	> 8.5			> 8.5			UI		
Sinusoidal jitter tolerance at 768 Mbps	Jitter frequency = 460 MHz to 20 MHz Pattern = CJPAT	> 0.1			UI					
Sinusoidal iittar talaranca at	Jitter frequency = 10.9 KHz Pattern = CJPAT	> 8.5		> 8.5			UI			
Sinusoidal jitter tolerance at 1536 Mbps	Jitter frequency = 921.6 MHz to 20 MHz Pattern = CJPAT	> 0.1		> 0.1			UI			
Sinusoidal jitter tolerance at	Jitter frequency = 21.8 KHz Pattern = CJPAT	> 8.5		> 8.5			UI			
3072 Mbps	Jitter frequency = 1843.2 MHz to 20 MHz Pattern = CJPAT	> 0.1				UI				

Notes to Table 1-41:

- (1) Dedicated refclk pins were used to drive the input reference clocks.
- (2) The jitter numbers are valid for the stated conditions only.
- (3) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.
- (4) The jitter numbers for Fibre Channel are compliant to the FC-PI-4 Specification revision 6.10.
- (5) The Fibre Channel transmitter jitter generation numbers are compliant to the specification at the δ_T inter operability point.
- (6) The Fibre Channel receiver jitter tolerance numbers are compliant to the specification at the δ_R interpretability point.
- $(7) \quad \text{The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.}$
- (8) The jitter numbers for PCIe are compliant to the PCIe Base Specification 2.0.
- (9) Arria II GZ PCIe receivers are compliant to this specification provided the $V_{TX-CM-DC-ACTIVEIDLE-DELTA}$ of the upstream transmitter is less than 50 mV.
- (10) The jitter numbers for SRIO are compliant to the RapidIO Specification 1.3.
- (11) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
- (12) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.
- (13) The jitter numbers for Serial Attached SCSI (SAS) are compliant to the SAS-2.1 Specification.
- (14) The jitter numbers for CPRI are compliant to the CPRI Specification V3.0.
- (15) The jitter numbers for OBSAI are compliant to the OBSAI RP3 Specification V4.1.

Table 1-44. PLL Specifications for Arria II GX Devices (Part 2 of 3)

Symbol	Description	Min	Тур	Max	Unit
	Output frequency for internal global or regional clock (–4 Speed Grade)	_	_	500	MHz
f _{OUT}	Output frequency for internal global or regional clock (–5 Speed Grade)	_	_	500	MHz
	Output frequency for internal global or regional clock (–6 Speed Grade)	_	_	400	MHz
	Output frequency for external clock output (-4 Speed Grade)	_		670 <i>(5)</i>	MHz
f _{OUT_EXT}	Output frequency for external clock output (-5 Speed Grade)	_	_	622 (5)	MHz
	Output frequency for external clock output (-6 Speed Grade)	_	_	500 (5)	MHz
toutduty	Duty cycle for external clock output (when set to 50%)	45	50	55	%
4	Dedicated clock output period jitter (f _{OUT} ≥ 100 MHz)	_	_	300	ps (p-p)
t _{OUTPJ_DC}	Dedicated clock output period jitter (f _{OUT} < 100 MHz)	_	_	30	mUI (p-p)
1	Dedicated clock output cycle-to-cycle jitter (f _{OUT} ≥ 100 MHz)	_	_	300	ps (p-p)
t _{OUTCCJ_DC}	Dedicated clock output cycle-to-cycle jitter (f _{OUT} < 100 MHz)	_	_	30	mUI (p-p)
ſ	Regular I/O clock output period jitter (f _{OUT} ≥ 100 MHz)	_	_	650	ps (p-p)
f _{OUTPJ_IO}	Regular I/O clock output period jitter (f _{OUT} < 100 MHz)	_		65	mUI (p-p)
ı	Regular I/O clock output cycle-to-cycle jitter ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	650	ps (p-p)
f _{OUTCCJ_IO}	Regular I/O clock output cycle-to-cycle jitter (f _{OUT} < 100 MHz)	_	_	65	mUI (p-p)
t _{CONFIGPLL}	Time required to reconfigure PLL scan chains	_	3.5	_	SCANCLK cycles
t _{CONFIGPHASE}	Time required to reconfigure phase shift	_	1	_	SCANCLK cycles
f _{SCANCLK}	SCANCLK frequency	_	_	100	MHz
t _{LOCK}	Time required to lock from end of device configuration	_	_	1	ms
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth	_	0.3	_	MHz
f _{CL B W}	PLL closed-loop medium bandwidth	_	1.5	_	MHz
	PLL closed-loop high bandwidth	_	4	_	MHz
t _{PLL_PSERR}	Accuracy of PLL phase shift	_	_	±50	ps
t _{ARESET}	Minimum pulse width on areset signal	10	_	_	ns

Table 1-44. PLL Specifications for Arria II GX Devices (Part 3 of 3)

Symbol	Description	Min	Тур	Max	Unit
t _{CASC} _ OUTJITTER_	Period Jitter for dedicated clock output in cascaded PLLs (FOUT \geq 100 MHz)	_	_	425	ps (p-p)
PERIOD_ DEDCLK (6), (7)	Period Jitter for dedicated clock output in cascaded PLLs (FOUT \leq 100 MHz)	_	_	42.5	mUI (p-p)

Notes to Table 1-44:

- (1) f_{IN} is limited by the I/O f_{MAX} .
- (2) The VCO frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.
- (3) A high-input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean-clock source, which is less than 200 ps.
- (4) F_{REF} is fIN/N when N = 1.
- (5) This specification is limited by the lower of the two: I/O f_{MAX} or f_{OUT} of the PLL.
- (6) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 1–62 on page 1–70.
- (7) The cascaded PLL specification is only applicable with the following condition:
 - a. Upstream PLL: 0.59 Mhz ≤ Upstream PLL BW < 1 MHz
 - b. Downstream PLL: Downstream PLL BW > 2 MHz

Table 1–45 lists the PLL specifications for Arria II GZ devices when operating in both the commercial junction temperature range (0° to 85° C) and the industrial junction temperature range (40° to 100° C).

Table 1–45. PLL Specifications for Arria II GZ Devices (Part 1 of 2)

Symbol	Parameter	Min	Тур	Max	Unit
f	Input clock frequency (–3 speed grade)	5	_	717 (1)	MHz
f _{IN}	Input clock frequency (-4 speed grade)	5		717 (1)	MHz
f _{INPFD}	Input frequency to the PFD	5		325	MHz
f	PLL VCO operating range (-3 speed grade)	600		1,300	MHz
f _{VCO}	PLL VCO operating range (-4 speed grade)	600	_	1,300	MHz
t _{EINDUTY}	Input clock or external feedback clock input duty cycle	40	_	60	%
f	Output frequency for internal global or regional clock (–3 speed grade)	_	_	700 (2)	MHz
f _{OUT}	Output frequency for internal global or regional clock (–4 speed grade)	_	_	500 (2)	MHz
f	Output frequency for external clock output (–3 speed grade)	_	_	717 (2)	MHz
f _{OUT_EXT}	Output frequency for external clock output (-4 speed grade)	_		717 (2)	MHz
toutduty	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t _{FCOMP}	External feedback clock compensation time	_	_	10	ns
t _{CONFIGPLL}	Time required to reconfigure scan chain	_	3.5	_	scancik cycles
t _{CONFIGPHASE}	Time required to reconfigure phase shift	_	1	_	scancik cycles
f _{SCANCLK}	scanclk frequency	_	_	100	MHz
t _{LOCK}	Time required to lock from end-of-device configuration or de-assertion of areset	_	_	1	ms

Table 1–54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 3 of 3)

Cumbal	Conditions	C3, I3				IIi4		
Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
	True differential I/O standards	_	_	200	_	_	200	ps
trise & tfall	Emulated differential I/O standards with three external output resistor networks	_	_	250	_	_	300	ps
	Emulated differential I/O standards with one external output resistor	_	_	500	_	_	500	ps
	True LVDS	_	_	100	_	_	100	ps
TCCS	Emulated LVDS_E_3R	_	_	250	_	_	250	ps
Receiver								
True differential I/O standards - f _{HSDRDPA} (data rate)	SERDES factor J = 3 to 10	150	_	1250	150	_	1250	Mbps
	SERDES factor J = 3 to 10	(4)	_	(6)	(4)	_	(6)	Mbps
f _{HSDR} (data rate)	SERDES factor J = 2, uses DDR registers	(4)	_	(5)	(4)	_	(5)	Mbps
	SERDES factor J = 1, uses an SDR register	(4)	_	(5)	(4)	_	(5)	Mbps
DPA run length	DPA mode	_	_	10000	_	_	10000	UI
Soft-CDR PPM tolerance	Soft-CDR mode	_	_	300	_	_	300	± PPM
Sampling Window (SW)	Non-DPA mode	_	_	300	_	_	300	ps

Notes to Table 1-54:

- (1) When J = 3 to 10, use the SERDES block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) Clock Boost Factor (W) is the ratio between input data rate to the input clock rate.
- (4) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (5) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (6) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and the receiver sampling margin to determine the maximum data rate supported.
- (7) This is achieved by using the LVDS and DPA clock network.
- (8) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (9) This only applies to DPA and soft-CDR modes.
- (10) This only applies to LVDS source synchronous mode.

Table 1–55 lists DPA lock time specifications for Arria II GX and GZ devices.

I/O Timing

Altera offers two ways to determine I/O timing:

- Using the Microsoft Excel-based I/O Timing.
- Using the Quartus II Timing Analyzer.

The Microsoft Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.



The Microsoft Excel-based I/O Timing spreadsheet is downloadable from the Literature: Arria II Devices web page.