

Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 3747 |
| Number of Logic Elements/Cells | 89178 |
| Total RAM Bits | 6839296 |
| Number of I/O | 452 |
| Number of Gates | - |
| Voltage - Supply | 0.87V ~ 0.93V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1152-BBGA, FCBGA |
| Supplier Device Package | 1152-FBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep2agx95ef35i3n |

Table 1–2. Absolute Maximum Ratings for Arria II GZ Devices (Part 2 of 2)

| Symbol | Description | Minimum | Maximum | Unit |
|--------------------------------|---|----------------|----------------|-------------|
| V_{CCA_L} | Supplies transceiver high voltage power (left side) | -0.5 | 3.75 | V |
| V_{CCA_R} | Supplies transceiver high voltage power (right side) | -0.5 | 3.75 | V |
| V_{CHIP_L} | Supplies transceiver HIP digital power (left side) | -0.5 | 1.35 | V |
| V_{CCR_L} | Supplies receiver power (left side) | -0.5 | 1.35 | V |
| V_{CCR_R} | Supplies receiver power (right side) | -0.5 | 1.35 | V |
| V_{CCT_L} | Supplies transmitter power (left side) | -0.5 | 1.35 | V |
| V_{CCT_R} | Supplies transmitter power (right side) | -0.5 | 1.35 | V |
| V_{CCL_GXBLn} <i>(1)</i> | Supplies power to the transceiver PMA TX, PMA RX, and clocking (left side) | -0.5 | 1.35 | V |
| V_{CCL_GXBRn} <i>(1)</i> | Supplies power to the transceiver PMA TX, PMA RX, and clocking (right side) | -0.5 | 1.35 | V |
| V_{CCH_GXBLn} <i>(1)</i> | Supplies power to the transceiver PMA output (TX) buffer (left side) | -0.5 | 1.8 | V |
| V_{CCH_GXBRn} <i>(1)</i> | Supplies power to the transceiver PMA output (TX) buffer (right side) | -0.5 | 1.8 | V |
| T_J | Operating junction temperature | -55 | 125 | °C |
| T_{STG} | Storage temperature (no bias) | -65 | 150 | °C |

Note to Table 1–2:

(1) n = 0, 1, or 2.

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in [Table 1–3](#) and undershoot to -2.0 V for magnitude of currents less than 100 mA and periods shorter than 20 ns.

[Table 1–3](#) lists the Arria II GX and GZ maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the device lifetime. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 5.41% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 5.41/10ths of a year.

Table 1–6. Recommended Operating Conditions for Arria II GZ Devices (*Note 6*) (Part 2 of 2)

| Symbol | Description | Condition | Minimum | Typical | Maximum | Unit |
|--------------------------------|--|--------------------------|------------|--------------------|---------|------|
| V_{CCL_GXBLn} <i>(3)</i> | Transceiver clock power (left side) | — | 1.05 | 1.1 | 1.15 | V |
| V_{CCL_GXBRn} <i>(3)</i> | Transceiver clock power (right side) | — | 1.05 | 1.1 | 1.15 | V |
| V_{CCH_GXBLn} <i>(3)</i> | Transmitter output buffer power (left side) | — | | | | |
| V_{CCH_GXBRn} <i>(3)</i> | Transmitter output buffer power (right side) | — | 1.33/1.425 | 1.4/1.5 <i>(5)</i> | 1.575 | V |
| T_J | Operating junction temperature | Commercial | 0 | — | 85 | °C |
| | | Industrial | -40 | — | 100 | °C |
| t_{RAMP} | Power supply ramp time | Normal POR (PORSEL=0) | 0.05 | — | 100 | ms |
| | | Fast POR (PORSEL=1) | 0.05 | — | 4 | ms |

Notes to Table 1–6:

- (1) Altera recommends a 3.0-V nominal battery voltage when connecting V_{CCBAT} to a battery for volatile key backup. If you do not use the volatile security key, you may connect the V_{CCBAT} to either GND or a 3.0-V power supply.
- (2) V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V.
- (3) $n = 0, 1,$ or $2.$
- (4) $V_{CCA_L/R}$ must be connected to a 3.0-V supply if the clock multiplier unit (CMU) phase-locked loop (PLL), receiver clock data recovery (CDR), or both, are configured at a base data rate > 4.25 Gbps. For data rates up to 4.25 Gbps, you can connect $V_{CCA_L/R}$ to either 3.0 V or 2.5 V.
- (5) $V_{CCH_GXBL/R}$ must be connected to a 1.4-V supply if the transmitter channel data rate is > 6.5 Gbps. For data rates up to 6.5 Gbps, you can connect $V_{CCH_GXBL/R}$ to either 1.4 V or 1.5 V.
- (6) Transceiver power supplies do not have power-on-reset (POR) circuitry. After initial power-up, violating the transceiver power supply operating conditions could lead to unpredictable link behavior.

DC Characteristics

This section lists the supply current, I/O pin leakage current, on-chip termination (OCT) accuracy and variation, input pin capacitance, internal weak pull-up and pull-down resistance, hot socketing, and Schmitt trigger input specifications.

Supply Current

Standby current is the current the device draws after the device is configured with no inputs or outputs toggling and no activity in the device. Because these currents vary largely with the resources used, use the Microsoft Excel-based Early Power Estimator (EPE) to get supply current estimates for your design.

 For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter.

I/O Pin Leakage Current

Table 1-7 lists the Arria II GX I/O pin leakage current specifications.

Table 1-7. I/O Pin Leakage Current for Arria II GX Devices

| Symbol | Description | Conditions | Min | Typ | Max | Unit |
|----------|--------------------|--------------------------------------|-----|-----|-----|---------------|
| I_I | Input pin | $V_I = 0 \text{ V to } V_{CCIO MAX}$ | -10 | — | 10 | μA |
| I_{OZ} | Tri-stated I/O pin | $V_O = 0 \text{ V to } V_{CCIO MAX}$ | -10 | — | 10 | μA |

Table 1-8 lists the Arria II GZ I/O pin leakage current specifications.

Table 1-8. I/O Pin Leakage Current for Arria II GZ Devices

| Symbol | Description | Conditions | Min | Typ | Max | Unit |
|----------|--------------------|--------------------------------------|-----|-----|-----|---------------|
| I_I | Input pin | $V_I = 0 \text{ V to } V_{CCIO MAX}$ | -20 | — | 20 | μA |
| I_{OZ} | Tri-stated I/O pin | $V_O = 0 \text{ V to } V_{CCIO MAX}$ | -20 | — | 20 | μA |

Bus Hold

Bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1-9 lists bus hold specifications for Arria II GX devices.

Table 1-9. Bus Hold Parameters for Arria II GX Devices (Note 1)

| Parameter | Symbol | Cond. | $V_{CCIO} (\text{V})$ | | | | | | | | | | | | Unit | |
|-----------------------------------|------------|-----------------------------------|-----------------------|------|-------|-------|------|------|-----|------|-----|------|-----|------|---------------|--|
| | | | 1.2 | | 1.5 | | 1.8 | | 2.5 | | 3.0 | | 3.3 | | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Bus-hold low, sustaining current | I_{SUSL} | $V_{IN} > V_{IL} (\text{max.})$ | 8 | — | 12 | — | 30 | — | 50 | — | 70 | — | 70 | — | μA | |
| Bus-hold high, sustaining current | I_{SUSH} | $V_{IN} < V_{IL} (\text{min.})$ | -8 | — | -12 | — | -30 | — | -50 | — | -70 | — | -70 | — | μA | |
| Bus-hold low, overdrive current | I_{ODL} | $0 \text{ V} < V_{IN} < V_{CCIO}$ | — | 125 | — | 175 | — | 200 | — | 300 | — | 500 | — | 500 | μA | |
| Bus-hold high, overdrive current | I_{ODH} | $0 \text{ V} < V_{IN} < V_{CCIO}$ | — | -125 | — | -175 | — | -200 | — | -300 | — | -500 | — | -500 | μA | |
| Bus-hold trip point | V_{TRIP} | — | 0.3 | 0.9 | 0.375 | 1.125 | 0.68 | 1.07 | 0.7 | 1.7 | 0.8 | 2 | 0.8 | 2 | V | |

Note to Table 1-9:

- (1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

Table 1–23. Single-Ended I/O Standards for Arria II GZ Devices (Part 2 of 2)

| I/O Standard | V _{CCIO} (V) | | | V _{IL} (V) | | V _{IH} (V) | | V _{OL} (V) | V _{OH} (V) | I _{OL} (mA) | I _{OH} (mA) |
|--------------|-----------------------|-----|------|---------------------|--------------------------|--------------------------|-------------------------|--------------------------|--------------------------|----------------------|----------------------|
| | Min | Typ | Max | Min | Max | Min | Max | Max | Min | | |
| 1.2 V | 1.14 | 1.2 | 1.26 | -0.3 | 0.35 × V _{CCIO} | 0.65 × V _{CCIO} | V _{CCIO} + 0.3 | 0.25 × V _{CCIO} | 0.75 × V _{CCIO} | 2 | -2 |
| 3.0-V PCI | 2.85 | 3 | 3.15 | — | 0.3 × V _{CCIO} | 0.5 × V _{CCIO} | 3.6 | 0.1 × V _{CCIO} | 0.9 × V _{CCIO} | 1.5 | -0.5 |
| 3.0-V PCI-X | 2.85 | 3 | 3.15 | — | 0.35 × V _{CCIO} | 0.5 × V _{CCIO} | — | 0.1 × V _{CCIO} | 0.9 × V _{CCIO} | 1.5 | -0.5 |

Table 1–24 lists the single-ended SSTL and HSTL I/O reference voltage specifications for Arria II GX devices.

Table 1–24. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria II GX Devices

| I/O Standard | V _{CCIO} (V) | | | V _{REF} (V) | | | V _{TT} (V) | | |
|---------------------|-----------------------|-----|-------|--------------------------|-------------------------|--------------------------|--------------------------|-------------------------|--------------------------|
| | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.49 × V _{CCIO} | 0.5 × V _{CCIO} | 0.51 × V _{CCIO} | V _{REF} - 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.833 | 0.9 | 0.969 | V _{REF} - 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.47 × V _{CCIO} | 0.5 × V _{CCIO} | 0.53 × V _{CCIO} | 0.47 × V _{CCIO} | 0.5 × V _{CCIO} | 0.53 × V _{CCIO} |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.85 | 0.9 | 0.95 | 0.85 | 0.9 | 0.95 |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.71 | 0.75 | 0.79 | 0.71 | 0.75 | 0.79 |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.48 × V _{CCIO} | 0.5 × V _{CCIO} | 0.52 × V _{CCIO} | — | V _{CCIO} /2 | — |

Table 1–25 lists the single-ended SSTL and HSTL I/O reference voltage specifications for Arria II GZ devices.

Table 1–25. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria II GZ Devices

| I/O Standard | V _{CCIO} (V) | | | V _{REF} (V) | | | V _{TT} (V) | | |
|---------------------|-----------------------|-----|-------|--------------------------|-------------------------|--------------------------|--------------------------|----------------------|--------------------------|
| | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.49 × V _{CCIO} | 0.5 × V _{CCIO} | 0.51 × V _{CCIO} | V _{REF} - 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.833 | 0.9 | 0.969 | V _{REF} - 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.47 × V _{CCIO} | 0.5 × V _{CCIO} | 0.53 × V _{CCIO} | 0.47 × V _{CCIO} | V _{REF} | 0.53 × V _{CCIO} |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.85 | 0.9 | 0.95 | — | V _{CCIO} /2 | — |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.68 | 0.75 | 0.9 | — | V _{CCIO} /2 | — |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.47 × V _{CCIO} | 0.5 × V _{CCIO} | 0.53 × V _{CCIO} | — | V _{CCIO} /2 | — |

Table 1–26 lists the single-ended SSTL and HSTL I/O standard signal specifications for Arria II GX devices.

Table 1–26. Single-Ended SSTL and HSTL I/O Standard Signal Specifications for Arria II GX Devices

| I/O Standard | V _{IL(DC)} (V) | | V _{IH(DC)} (V) | | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{OL} (V) | V _{OH} (V) | I _{OL} (mA) | I _{OH} (mA) |
|------------------|-------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|----------------------|----------------------|
| | Min | Max | Min | Max | Max | Min | Max | Min | | |
| SSTL-2 Class I | -0.3 | V _{REF} - 0.18 | V _{REF} + 0.18 | V _{CCIO} + 0.3 | V _{REF} - 0.35 | V _{REF} + 0.35 | V _{TT} - 0.57 | V _{TT} + 0.57 | 8.1 | -8.1 |
| SSTL-2 Class II | -0.3 | V _{REF} - 0.18 | V _{REF} + 0.18 | V _{CCIO} + 0.3 | V _{REF} - 0.35 | V _{REF} + 0.35 | V _{TT} - 0.76 | V _{TT} + 0.76 | 16.4 | -16.4 |
| SSTL-18 Class I | -0.3 | V _{REF} - 0.125 | V _{REF} + 0.125 | V _{CCIO} + 0.3 | V _{REF} - 0.25 | V _{REF} + 0.25 | V _{TT} - 0.475 | V _{TT} + 0.475 | 6.7 | -6.7 |
| SSTL-18 Class II | -0.3 | V _{REF} - 0.125 | V _{REF} + 0.125 | V _{CCIO} + 0.3 | V _{REF} - 0.25 | V _{REF} + 0.25 | 0.28 | V _{CCIO} - 0.28 | 13.4 | -13.4 |
| SSTL-15 Class I | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCIO} + 0.3 | V _{REF} - 0.175 | V _{REF} + 0.175 | 0.2 × V _{CCIO} | 0.8 × V _{CCIO} | 8 | -8 |
| SSTL-15 Class II | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCIO} + 0.3 | V _{REF} - 0.175 | V _{REF} + 0.175 | 0.2 × V _{CCIO} | 0.8 × V _{CCIO} | 16 | -16 |
| HSTL-18 Class I | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCIO} + 0.3 | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} - 0.4 | 8 | -8 |
| HSTL-18 Class II | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCIO} + 0.3 | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} - 0.4 | 16 | -16 |
| HSTL-15 Class I | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCIO} + 0.3 | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} - 0.4 | 8 | -8 |
| HSTL-15 Class II | -0.3 | V _{REF} - 0.1 | V _{REF} + 0.1 | V _{CCIO} + 0.3 | V _{REF} - 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} - 0.4 | 16 | -16 |
| HSTL-12 Class I | -0.15 | V _{REF} - 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} - 0.15 | V _{REF} + 0.15 | 0.25 × V _{CCIO} | 0.75 × V _{CCIO} | 8 | -8 |
| HSTL-12 Class II | -0.15 | V _{REF} - 0.08 | V _{REF} + 0.08 | V _{CCIO} + 0.15 | V _{REF} - 0.15 | V _{REF} + 0.15 | 0.25 × V _{CCIO} | 0.75 × V _{CCIO} | 14 | -14 |

Table 1–27 lists the single-ended SSTL and HSTL I/O standard signal specifications for Arria II GZ devices.

Table 1–27. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Arria II GZ Devices (Part 1 of 2)

| I/O Standard | V _{IL(DC)} (V) | | V _{IH(DC)} (V) | | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{OL} (V) | V _{OH} (V) | I _{OL} (mA) | I _{OH} (mA) |
|------------------|-------------------------|--------------------------|--------------------------|-------------------------|--------------------------|--------------------------|-------------------------|--------------------------|----------------------|----------------------|
| | Min | Max | Min | Max | Max | Min | Max | Min | | |
| SSTL-2 Class I | -0.3 | V _{REF} - 0.15 | V _{REF} + 0.15 | V _{CCIO} + 0.3 | V _{REF} - 0.31 | V _{REF} + 0.31 | V _{TT} - 0.57 | V _{TT} + 0.57 | 8.1 | -8.1 |
| SSTL-2 Class II | -0.3 | V _{REF} - 0.15 | V _{REF} + 0.15 | V _{CCIO} + 0.3 | V _{REF} - 0.31 | V _{REF} + 0.31 | V _{TT} - 0.76 | V _{TT} + 0.76 | 16.2 | -16.2 |
| SSTL-18 Class I | -0.3 | V _{REF} - 0.125 | V _{REF} + 0.125 | V _{CCIO} + 0.3 | V _{REF} - 0.25 | V _{REF} + 0.25 | V _{TT} - 0.475 | V _{TT} + 0.475 | 6.7 | -6.7 |
| SSTL-18 Class II | -0.3 | V _{REF} - 0.125 | V _{REF} + 0.125 | V _{CCIO} + 0.3 | V _{REF} - 0.25 | V _{REF} + 0.25 | 0.28 | V _{CCIO} - 0.28 | 13.4 | -13.4 |
| SSTL-15 Class I | — | V _{REF} - 0.1 | V _{REF} + 0.1 | — | V _{REF} - 0.175 | V _{REF} + 0.175 | 0.2 × V _{CCIO} | 0.8 × V _{CCIO} | 8 | -8 |

Table 1–30 lists the HSTL I/O standards for Arria II GX devices.

Table 1–30. Differential HSTL I/O Standards for Arria II GX Devices

| I/O Standard | V _{CCIO} (V) | | | V _{DIF(DC)} (V) | | V _{X(AC)} (V) | | | V _{CM(DC)} (V) | | | V _{DIF(AC)} (V) | |
|---------------------|-----------------------|-----|-------|--------------------------|-----|------------------------|-------------------------|------|--------------------------|-------------------------|--------------------------|--------------------------|-----|
| | Min | Typ | Max | Min | Max | Min | Typ | Max | Min | Typ | Max | Min | Max |
| HSTL-18 Class I | 1.71 | 1.8 | 1.89 | 0.2 | — | 0.85 | — | 0.95 | 0.88 | — | 0.95 | 0.4 | — |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | — | 0.71 | — | 0.79 | 0.71 | — | 0.79 | 0.4 | — |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | — | — | 0.5 × V _{CCIO} | — | 0.48 × V _{CCIO} | 0.5 × V _{CCIO} | 0.52 × V _{CCIO} | 0.3 | — |

Table 1–31 lists the HSTL I/O standards for Arria II GZ devices.

Table 1–31. Differential HSTL I/O Standards for Arria II GZ Devices

| I/O Standard | V _{CCIO} (V) | | | V _{DIF(DC)} (V) | | V _{X(AC)} (V) | | | V _{CM(DC)} (V) | | | V _{DIF(AC)} (V) | |
|---------------------|-----------------------|-----|-------|--------------------------|-------------------------|------------------------|-------------------------|------|-------------------------|-------------------------|-------------------------|--------------------------|--------------------------|
| | Min | Typ | Max | Min | Max | Min | Typ | Max | Min | Typ | Max | Min | Max |
| HSTL-18 Class I | 1.71 | 1.8 | 1.89 | 0.2 | — | 0.78 | — | 1.12 | 0.78 | — | 1.12 | 0.4 | — |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | — | 0.68 | — | 0.9 | 0.68 | — | 0.9 | 0.4 | — |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | V _{CCIO} + 0.3 | — | 0.5 × V _{CCIO} | — | 0.4 × V _{CCIO} | 0.5 × V _{CCIO} | 0.6 × V _{CCIO} | 0.3 | V _{CCIO} + 0.48 |

Table 1–32 lists the differential I/O standard specifications for Arria II GX devices.

Table 1–32. Differential I/O Standard Specifications for Arria II GX Devices (Note 1)

| I/O Standard | V _{CCIO} (V) | | | V _{ID} (mV) | | | V _{ICM} (V) (2) | | V _{OD} (V) (3) | | | V _{OCM} (V) | | |
|---------------|-----------------------|-----|-------|----------------------|--------------------------|-----|--------------------------|------|-------------------------|-----|-----|----------------------|------|-------|
| | Min | Typ | Max | Min | Cond. | Max | Min | Max | Min | Typ | Max | Min | Typ | Max |
| 2.5 V LVDS | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = 1.25 V | — | 0.05 | 1.80 | 0.247 | — | 0.6 | 1.125 | 1.25 | 1.375 |
| RSDS (4) | 2.375 | 2.5 | 2.625 | — | — | — | — | — | 0.1 | 0.2 | 0.6 | 0.5 | 1.2 | 1.4 |
| Mini-LVDS (4) | 2.375 | 2.5 | 2.625 | — | — | — | — | — | 0.25 | — | 0.6 | 1 | 1.2 | 1.4 |
| LVPECL (5) | 2.375 | 2.5 | 2.625 | 300 | — | — | 0.6 | 1.8 | — | — | — | — | — | — |
| BLVDS (6) | 2.375 | 2.5 | 2.625 | 100 | — | — | — | — | — | — | — | — | — | — |

Notes to Table 1–32:

- (1) The 1.5 V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1–21.
- (2) V_{IN} range: 0 <= V_{IN} <= 1.85 V.
- (3) R_L range: 90 <= R_L <= 110 Ω.
- (4) The RSDS and mini-LVDS I/O standards are only supported for differential outputs.
- (5) The LVPECL input standard is supported at the dedicated clock input pins (GCLK) only.
- (6) There are no fixed V_{ICM}, V_{OD}, and V_{OCM} specifications for BLVDS. These specifications depend on the system topology.

Table 1–34. Transceiver Specifications for Arria II GX Devices **(Note 1)** (Part 3 of 7)

| Symbol/ Description | Condition | I3 | | | C4 | | | C5 and I5 | | | C6 | | | Unit |
|--|--|----------------------------|-----|------|----------------------------|-----|------|----------------------------|-----|------|----------------------------|-----|------|------|
| | | Min | Typ | Max | |
| fixedclk clock frequency | PCIe Receiver Detect | — | 125 | — | — | 125 | — | — | 125 | — | — | 125 | — | MHz |
| reconfig_clk clock frequency | Dynamic reconfig. clock frequency | 2.5/ 37.5 <i>(4)</i> | — | 50 | MHz |
| Delta time between reconfig_clks <i>(5)</i> | — | — | — | 2 | — | — | 2 | — | — | 2 | — | — | 2 | ms |
| Transceiver block minimum power-down pulse width | — | — | 1 | — | — | 1 | — | — | 1 | — | — | 1 | — | μs |
| Receiver | | | | | | | | | | | | | | |
| Supported I/O Standards | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, 2.5-V PCML, LVPECL, and LVDS | | | | | | | | | | | | | |
| Data rate <i>(13)</i> | — | 600 | — | 6375 | 600 | — | 3750 | 600 | — | 3750 | 600 | — | 3125 | Mbps |
| Absolute V _{MAX} for a receiver pin <i>(6)</i> | — | — | — | 1.5 | — | — | 1.5 | — | — | 1.5 | — | — | 1.5 | V |
| Absolute V _{MIN} for a receiver pin | — | -0.4 | — | — | -0.4 | — | — | -0.4 | — | — | -0.4 | — | — | V |
| Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) | V _{ICM} = 0.82 V setting | — | — | 2.7 | — | — | 2.7 | — | — | 2.7 | — | — | 2.7 | V |
| | V _{ICM} = 1.1 V setting <i>(7)</i> | — | — | 1.6 | — | — | 1.6 | — | — | 1.6 | — | — | 1.6 | V |

Table 1–34. Transceiver Specifications for Arria II GX Devices (*Note 1*) (Part 5 of 7)

| Symbol/ Description | Condition | I3 | | | C4 | | | C5 and I5 | | | C6 | | | Unit |
|---|------------------------|---|-----|------|-----|-----|------|-----------|-----|------|-----|-----|------|------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| LTD lock time (11) | — | 0 | 100 | 4000 | 0 | 100 | 4000 | 0 | 100 | 4000 | 0 | 100 | 4000 | ns |
| Data lock time from rx_ freqlocked (12) | — | — | — | 4000 | — | — | 4000 | — | — | 4000 | — | — | 4000 | ns |
| Programmable DC gain | DC Gain Setting = 0 | — | 0 | — | — | 0 | — | — | 0 | — | — | 0 | — | dB |
| | DC Gain Setting = 1 | — | 3 | — | — | 3 | — | — | 3 | — | — | 3 | — | dB |
| | DC Gain Setting = 2 | — | 6 | — | — | 6 | — | — | 6 | — | — | 6 | — | dB |
| Transmitter | | | | | | | | | | | | | | |
| Supported I/O Standards | 1.5-V PCML | | | | | | | | | | | | | |
| Data rate | — | 600 | — | 6375 | 600 | — | 3750 | 600 | — | 3750 | 600 | — | 3125 | Mbps |
| V _{OCM} | 0.65 V setting | — | 650 | — | — | 650 | — | — | 650 | — | — | 650 | — | mV |
| Differential on-chip termination resistors | 100-Ω setting | — | 100 | — | — | 100 | — | — | 100 | — | — | 100 | — | Ω |
| Return loss differential mode | PCIe | 50 MHz to 1.25 GHz: -10dB | | | | | | | | | | | | |
| | XAUJ | 312 MHz to 625 MHz: -10dB 625 MHz to 3.125 GHz: -10dB/decade slope | | | | | | | | | | | | |
| Return loss common mode | PCIe | 50 MHz to 1.25 GHz: -6dB | | | | | | | | | | | | |
| Rise time (2) | — | 50 | — | 200 | 50 | — | 200 | 50 | — | 200 | 50 | — | 200 | ps |
| Fall time | — | 50 | — | 200 | 50 | — | 200 | 50 | — | 200 | 50 | — | 200 | ps |

Table 1–34. Transceiver Specifications for Arria II GX Devices (*Note 1*) (Part 7 of 7)

| Symbol/ Description | Condition | I3 | | | C4 | | | C5 and I5 | | | C6 | | | Unit |
|------------------------------|-----------|------------------------------------|-----|-----|-----|-----|-----|-----------|-----|-----|-----|-----|-----|------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| Digital reset pulse width | — | Minimum is 2 parallel clock cycles | | | | | | | | | | | | |

Notes to Table 1–34:

- (1) For AC-coupled links, the on-chip biasing circuit is switched off before and during configuration. Ensure that input specifications are not violated during this period.
- (2) The rise/fall time is specified from 20% to 80%.
- (3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula:

$$\text{REFCLK rms phase jitter at } f \text{ (MHz)} = \text{REFCLK rms phase jitter at 100 MHz} * 100/f.$$
- (4) The minimum reconfig_clk frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter only** mode. The minimum reconfig_clk frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode. For more information, refer to [AN 558: Implementing Dynamic Reconfiguration in Arria II Devices](#).
- (5) If your design uses more than one dynamic reconfiguration controller instances (altgx_reconfig) to control the transceiver channels (altgx) physically located on the same side of the device, and if you use different reconfig_clk sources for these altgx_reconfig instances, the delta time between any two of these reconfig_clk sources becoming stable must not exceed the maximum specification listed.
- (6) The device cannot tolerate prolonged operation at this absolute maximum.
- (7) You must use the 1.1-V RX V_{ICM} setting if the input serial data standard is LVDS and the link is DC-coupled.
- (8) The rate matcher supports only up to ± 300 parts per million (ppm).
- (9) Time taken to rx_pll_locked goes high from rx_analogreset de-assertion. Refer to [Figure 1–1](#).
- (10) The time in which the CDR must be kept in lock-to-reference mode after rx_pll_locked goes high and before rx_locktodata is asserted in manual mode. Refer to [Figure 1–1](#).
- (11) The time taken to recover valid data after the rx_locktodata signal is asserted in manual mode. Refer to [Figure 1–1](#).
- (12) The time taken to recover valid data after the rx_freqlocked signal goes high in automatic mode. Refer to [Figure 1–2](#).
- (13) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

Table 1-35 lists the transceiver specifications for Arria II GZ devices.

Table 1-35. Transceiver Specifications for Arria II GZ Devices (Part 1 of 5)

| Symbol/ Description | Conditions | -C3 and -I3 (1) | | | -C4 and -I4 | | | Unit | |
|--|---|-----------------|----------------|------|-----------------|----------------|-------|----------|--|
| | | Min | Typ | Max | Min | Typ | Max | | |
| Reference Clock | | | | | | | | | |
| Supported I/O Standards | 1.2-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS, and HCSL | | | | | | | | |
| Input frequency from REFCLK input pins | — | 50 | — | 697 | 50 | — | 637.5 | MHz | |
| Phase frequency detector (CMU PLL and receiver CDR) | — | 50 | — | 325 | 50 | — | 325 | MHz | |
| Absolute V_{MAX} for a REFCLK pin | — | — | — | 1.6 | — | — | 1.6 | V | |
| Operational V_{MAX} for a REFCLK pin | — | — | — | 1.5 | — | — | 1.5 | V | |
| Absolute V_{MIN} for a REFCLK pin | — | -0.4 | — | — | -0.4 | — | — | V | |
| Rise/fall time (2) | — | — | — | 0.2 | — | — | 0.2 | UI | |
| Duty cycle | — | 45 | — | 55 | 45 | — | 55 | % | |
| Peak-to-peak differential input voltage | — | 200 | — | 1600 | 200 | — | 1600 | mV | |
| Spread-spectrum modulating clock frequency | PCIe | 30 | — | 33 | 30 | — | 33 | kHz | |
| Spread-spectrum downspread | PCIe | — | 0 to -0.5% | — | — | 0 to -0.5% | — | — | |
| On-chip termination resistors | — | — | 100 | — | — | 100 | — | Ω | |
| V_{ICM} (AC coupled) | — | $1100 \pm 10\%$ | | | $1100 \pm 10\%$ | | | mV | |
| V_{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | — | 550 | 250 | — | 550 | mV | |
| Transmitter REFCLK Phase Noise | 10 Hz | — | — | -50 | — | — | -50 | dBc/Hz | |
| | 100 Hz | — | — | -80 | — | — | -80 | dBc/Hz | |
| | 1 KHz | — | — | -110 | — | — | -110 | dBc/Hz | |
| | 10 KHz | — | — | -120 | — | — | -120 | dBc/Hz | |
| | 100 KHz | — | — | -120 | — | — | -120 | dBc/Hz | |
| | ≥ 1 MHz | — | — | -130 | — | — | -130 | dBc/Hz | |
| Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (3) | 10 KHz to 20 MHz | — | — | 3 | — | — | 3 | ps | |
| R_{REF} | — | — | $2000 \pm 1\%$ | — | — | $2000 \pm 1\%$ | — | Ω | |

Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 3 of 5)

| Symbol/ Description | Conditions | –C3 and –I3 (1) | | | –C4 and –I4 | | | Unit | | |
|--|--|---|-----|---------------|-------------|----------|-------|----------------------|--|--|
| | | Min | Typ | Max | Min | Typ | Max | | | |
| Receiver DC Coupling Support | — | For more information about receiver DC coupling support, refer to the “DC-Coupled Links” section in the <i>Transceiver Architecture for Arria II Devices</i> chapter. | | | | | | — | | |
| Differential on-chip termination resistors | 85- Ω setting | 85 \pm 20% | | 85 \pm 20% | | Ω | | Ω | | |
| | 100- Ω setting | 100 \pm 20% | | 100 \pm 20% | | Ω | | | | |
| | 120- Ω setting | 120 \pm 20% | | 120 \pm 20% | | Ω | | | | |
| | 150- Ω setting | 150 \pm 20% | | 150 \pm 20% | | Ω | | | | |
| Differential and common mode return loss | PCIe (Gen 1 and Gen 2), XAUI, HiGig+, CEI SR/LR, SRIO SR/LR, CPRI LV/HV, OBSAI, SATA | Compliant | | | | | | — | | |
| Programmable PPM detector (9) | — | \pm 62.5, 100, 125, 200, 250, 300, 500, 1,000 | | | | | | ppm | | |
| Run length | — | — | — | 200 | — | — | 200 | UI | | |
| Programmable equalization | — | — | — | 16 | — | — | 16 | dB | | |
| t _{LTR} (10) | — | — | — | 75 | — | — | 75 | μ s | | |
| t _{LTD_Manual} (11) | — | 15 | — | — | 15 | — | — | μ s | | |
| t _{LTD_Manual} (12) | — | — | — | 4000 | — | — | 4000 | ns | | |
| t _{LTD_Auto} (13) | — | — | — | 4000 | — | — | 4000 | ns | | |
| Receiver CDR 3 dB Bandwidth in lock-to-data (LTD) mode | PCIe Gen1 | 2.0 - 3.5 | | | | | | MHz | | |
| | PCIe Gen2 | 40 - 65 | | | | | | MHz | | |
| | (OIF) CEI PHY at 6.375 Gbps | 20 - 35 | | | | | | MHz | | |
| | XAUI | 10 - 18 | | | | | | MHz | | |
| | SRIO 1.25 Gbps | 10 - 18 | | | | | | MHz | | |
| | SRIO 2.5 Gbps | 10 - 18 | | | | | | MHz | | |
| | SRIO 3.125 Gbps | 6 - 10 | | | | | | MHz | | |
| | GIGE | 6 - 10 | | | | | | MHz | | |
| | SONET OC12 | 3 - 6 | | | | | | MHz | | |
| | SONET OC48 | 14 - 19 | | | | | | MHz | | |
| Receiver buffer and CDR offset cancellation time (per channel) | — | — | — | 17000 | — | — | 17000 | recon fig_clk cycles | | |
| Programmable DC gain | DC Gain Setting = 0 | — | 0 | — | — | 0 | — | dB | | |
| | DC Gain Setting = 1 | — | 3 | — | — | 3 | — | dB | | |
| | DC Gain Setting = 2 | — | 6 | — | — | 6 | — | dB | | |

Figure 1–3 shows the differential receiver input waveform.

Figure 1–3. Receiver Input Waveform




Figure 1–4 shows the transmitter output waveform.

Figure 1–4. Transmitter Output Waveform




Table 1–36 lists the typical V_{OD} for TX term that equals 85 Ω for Arria II GZ devices.

Table 1–36. Typical V_{OD} Setting, TX Term = 85 Ω for Arria II GZ Devices

| Symbol | V_{OD} Setting (mV) | | | | | | | |
|---|---|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| V_{OD} differential peak-to-peak Typical (mV) | $170 \pm 20\%$ | $340 \pm 20\%$ | $510 \pm 20\%$ | $595 \pm 20\%$ | $680 \pm 20\%$ | $765 \pm 20\%$ | $850 \pm 20\%$ | $1020 \pm 20\%$ |

Table 1–39 lists typical transmitter pre-emphasis levels for Arria II GZ devices (in dB) for the first post tap under the following conditions (low-frequency data pattern [five 1s and five 0s] at 6.25 Gbps). The levels listed in **Table 1–39** are a representation of possible pre-emphasis levels under the specified conditions only and that the pre-emphasis levels may change with data pattern and data rate.

 To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the [Arria II HSSI HSPICE](#) models.

Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 1 of 2)

| Pre- Emphasis 1st Post-Tap Setting | V _{OD} Setting | | | | | | | |
|--|-------------------------|-----|------|------|-----|-----|-----|-----|
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | N/A | 0.7 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | N/A | 1 | 0.3 | 0 | 0 | 0 | 0 | 0 |
| 3 | N/A | 1.5 | 0.6 | 0 | 0 | 0 | 0 | 0 |
| 4 | N/A | 2 | 0.7 | 0.3 | 0 | 0 | 0 | 0 |
| 5 | N/A | 2.7 | 1.2 | 0.5 | 0.3 | 0 | 0 | 0 |
| 6 | N/A | 3.1 | 1.3 | 0.8 | 0.5 | 0.2 | 0 | 0 |
| 7 | N/A | 3.7 | 1.8 | 1.1 | 0.7 | 0.4 | 0.2 | 0 |
| 8 | N/A | 4.2 | 2.1 | 1.3 | 0.9 | 0.6 | 0.3 | 0 |
| 9 | N/A | 4.9 | 2.4 | 1.6 | 1.2 | 0.8 | 0.5 | 0.2 |
| 10 | N/A | 5.4 | 2.8 | 1.9 | 1.4 | 1 | 0.7 | 0.3 |
| 11 | N/A | 6 | 3.2 | 2.2 | 1.7 | 1.2 | 0.9 | 0.4 |
| 12 | N/A | 6.8 | 3.5 | 2.6 | 1.9 | 1.4 | 1.1 | 0.6 |
| 13 | N/A | 7.5 | 3.8 | 2.8 | 2.1 | 1.6 | 1.2 | 0.6 |
| 14 | N/A | 8.1 | 4.2 | 3.1 | 2.3 | 1.7 | 1.3 | 0.7 |
| 15 | N/A | 8.8 | 4.5 | 3.4 | 2.6 | 1.9 | 1.5 | 0.8 |
| 16 | N/A | N/A | 4.9 | 3.7 | 2.9 | 2.2 | 1.7 | 0.9 |
| 17 | N/A | N/A | 5.3 | 4 | 3.1 | 2.4 | 1.8 | 1.1 |
| 18 | N/A | N/A | 5.7 | 4.4 | 3.4 | 2.6 | 2 | 1.2 |
| 19 | N/A | N/A | 6.1 | 4.7 | 3.6 | 2.8 | 2.2 | 1.4 |
| 20 | N/A | N/A | 6.6 | 5.1 | 4 | 3.1 | 2.4 | 1.5 |
| 21 | N/A | N/A | 7 | 5.4 | 4.3 | 3.3 | 2.7 | 1.7 |
| 22 | N/A | N/A | 8 | 6.1 | 4.8 | 3.8 | 3 | 2 |
| 23 | N/A | N/A | 9 | 6.8 | 5.4 | 4.3 | 3.4 | 2.3 |
| 24 | N/A | N/A | 10 | 7.6 | 6 | 4.8 | 3.9 | 2.6 |
| 25 | N/A | N/A | 11.4 | 8.4 | 6.8 | 5.4 | 4.4 | 3 |
| 26 | N/A | N/A | 12.6 | 9.4 | 7.4 | 5.9 | 4.9 | 3.3 |
| 27 | N/A | N/A | N/A | 10.3 | 8.1 | 6.4 | 5.3 | 3.6 |
| 28 | N/A | N/A | N/A | 11.3 | 8.8 | 7.1 | 5.8 | 4 |

Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 2 of 2)

| Pre- Emphasis 1st Post-Tap Setting | V _{OD} Setting | | | | | | | |
|--|-------------------------|-----|-----|------|------|-----|-----|-----|
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 29 | N/A | N/A | N/A | 12.5 | 9.6 | 7.7 | 6.3 | 4.3 |
| 30 | N/A | N/A | N/A | N/A | 11.4 | 9 | 7.4 | N/A |
| 31 | N/A | N/A | N/A | N/A | 12.9 | 10 | 8.2 | N/A |

Table 1–40 lists the transceiver jitter specifications for all supported protocols for Arria II GX devices.

Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 1 of 10)

| Symbol/ Description | Conditions | I3 | | | C4 | | | C5, I5 | | | C6 | | | Unit |
|---|---|--------|-----|------|--------|-----|------|--------|-----|------|--------|-----|------|------|
| | | Min | Typ | Max | |
| SONET/SDH Transmit Jitter Generation (2) | | | | | | | | | | | | | | |
| Peak-to-peak jitter at 622.08 Mbps | Pattern = PRBS15 | — | — | 0.1 | — | — | 0.1 | — | — | 0.1 | — | — | 0.1 | UI |
| RMS jitter at 622.08 Mbps | Pattern = PRBS15 | — | — | 0.01 | — | — | 0.01 | — | — | 0.01 | — | — | 0.01 | UI |
| Peak-to-peak jitter at 2488.32 Mbps | Pattern = PRBS15 | — | — | 0.1 | — | — | 0.1 | — | — | 0.1 | — | — | 0.1 | UI |
| RMS jitter at 2488.32 Mbps | Pattern = PRBS15 | — | — | 0.01 | — | — | 0.01 | — | — | 0.01 | — | — | 0.01 | UI |
| SONET/SDH Receiver Jitter Tolerance (2) | | | | | | | | | | | | | | |
| Jitter tolerance at 622.08 Mbps | Jitter frequency = 0.03 KHz Pattern = PRBS15 | > 15 | | | > 15 | | | > 15 | | | > 15 | | | UI |
| | Jitter frequency = 25 KHZ Pattern = PRBS15 | > 1.5 | | | > 1.5 | | | > 1.5 | | | > 1.5 | | | UI |
| | Jitter frequency = 250 KHz Pattern = PRBS15 | > 0.15 | | | > 0.15 | | | > 0.15 | | | > 0.15 | | | UI |

Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 4 of 10)

| Symbol/ Description | Conditions | I3 | | | C4 | | | C5, I5 | | | C6 | | | Unit |
|---|---|--------|-----|-------|--------|-----|-------|--------|-----|-------|--------|-----|-------|------|
| | | Min | Typ | Max | |
| Total jitter (peak-to-peak) | Pattern = CRPAT | — | — | 0.279 | — | — | 0.279 | — | — | 0.279 | — | — | 0.279 | UI |
| GIGE Receiver Jitter Tolerance (6) | | | | | | | | | | | | | | |
| Deterministic jitter tolerance (peak-to-peak) | Pattern = CJPAT | > 0.4 | | | > 0.4 | | | > 0.4 | | | > 0.4 | | | UI |
| Combined deterministic and random jitter tolerance (peak-to-peak) | Pattern = CJPAT | > 0.66 | | | > 0.66 | | | > 0.66 | | | > 0.66 | | | UI |
| HiGig Transmit Jitter Generation (7) | | | | | | | | | | | | | | |
| Deterministic jitter (peak-to-peak) | Data rate = 3.75 Gbps Pattern = CJPAT | — | — | 0.17 | — | — | 0.17 | — | — | — | — | — | — | UI |
| Total jitter (peak-to-peak) | Data rate = 3.75 Gbps Pattern = CJPAT | — | — | 0.35 | — | — | 0.35 | — | — | — | — | — | — | UI |
| HiGig Receiver Jitter Tolerance (7) | | | | | | | | | | | | | | |
| Deterministic jitter tolerance (peak-to-peak) | Data rate = 3.75 Gbps Pattern = CJPAT | > 0.37 | | | > 0.37 | | | — | — | — | — | — | — | UI |
| Combined deterministic and random jitter tolerance (peak-to-peak) | Data rate = 3.75 Gbps Pattern = CJPAT | > 0.65 | | | > 0.65 | | | — | — | — | — | — | — | UI |
| Sinusoidal jitter tolerance (peak-to-peak) | Jitter frequency = 22.1 KHz Data rate = 3.75 Gbps Pattern = CJPAT | > 8.5 | | | > 8.5 | | | — | — | — | — | — | — | UI |
| | Jitter frequency = 1.875MHz Data rate = 3.75 Gbps Pattern = CJPAT | > 0.1 | | | > 0.1 | | | — | — | — | — | — | — | UI |
| | Jitter frequency = 20 MHz Data rate = 3.75 Gbps Pattern = CJPAT | > 0.1 | | | > 0.1 | | | — | — | — | — | — | — | UI |

Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (*Note 1*) (Part 7 of 10)

| Symbol/ Description | Conditions | I3 | | | C4 | | | C5, I5 | | | C6 | | | Unit |
|---|--------------------|--------|-----|-----|--------|-----|-----|--------|-----|-----|--------|-----|-----|------|
| | | Min | Typ | Max | |
| SSC modulation deviation at 1.5 Gbps (G1) | Compliance pattern | 5700 | | | 5700 | | | 5700 | | | 5700 | | | ppm |
| RX differential skew at 1.5 Gbps (G1) | Compliance pattern | 80 | | | 80 | | | 80 | | | 80 | | | ps |
| RX AC common mode voltage at 1.5 Gbps (G1) | Compliance pattern | 150 | | | 150 | | | 150 | | | 150 | | | mV |
| Total jitter tolerance at 3.0 Gbps (G2) | Compliance pattern | > 0.65 | | | > 0.65 | | | > 0.65 | | | > 0.65 | | | UI |
| Deterministic jitter tolerance at 3.0 Gbps (G2) | Compliance pattern | > 0.35 | | | > 0.35 | | | > 0.35 | | | > 0.35 | | | UI |
| SSC modulation frequency at 3.0 Gbps (G2) | Compliance pattern | 33 | | | 33 | | | 33 | | | 33 | | | kHz |
| SSC modulation deviation at 3.0 Gbps (G2) | Compliance pattern | 5700 | | | 5700 | | | 5700 | | | 5700 | | | ppm |
| RX differential skew at 3.0 Gbps (G2) | Compliance pattern | 75 | | | 75 | | | 75 | | | 75 | | | ps |
| RX AC common mode voltage at 3.0 Gbps (G2) | Compliance pattern | 150 | | | 150 | | | 150 | | | 150 | | | mV |
| Total jitter tolerance at 6.0 Gbps (G3) | Compliance pattern | > 0.60 | | | > 0.60 | | | > 0.60 | | | > 0.60 | | | UI |
| Random jitter tolerance at 6.0 Gbps (G3) | Compliance pattern | > 0.18 | | | > 0.18 | | | > 0.18 | | | > 0.18 | | | UI |
| SSC modulation frequency at 6.0 Gbps (G3) | Compliance pattern | 33 | | | 33 | | | 33 | | | 33 | | | kHz |
| SSC modulation deviation at 6.0 Gbps (G3) | Compliance pattern | 5700 | | | 5700 | | | 5700 | | | 5700 | | | ppm |
| RX differential skew at 6.0 Gbps (G3) | Compliance pattern | 30 | | | 30 | | | 30 | | | 30 | | | ps |
| RX AC common mode voltage at 6.0 Gbps (G3) | Compliance pattern | 100 | | | 100 | | | 100 | | | 100 | | | mV |

Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (*Note 1*) (Part 10 of 10)

| Symbol/ Description | Conditions | I3 | | | C4 | | | C5, I5 | | | C6 | | | Unit |
|--|--|-------|-----|-----|-------|-----|-----|--------|-----|-----|-------|-----|-----|------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| Sinusoidal jitter tolerance at 3072 Mbps | Jitter frequency = 21.8 KHz Pattern = CJPAT | > 8.5 | | | > 8.5 | | | > 8.5 | | | > 8.5 | | | UI |
| | Jitter frequency = 1843.2 KHz to 20 MHz Pattern = CJPAT | > 0.1 | | | > 0.1 | | | > 0.1 | | | > 0.1 | | | UI |

Notes to Table 1–40:

- (1) Dedicated `refclk` pins are used to drive the input reference clocks. The jitter numbers are valid for the stated conditions only.
- (2) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.
- (3) The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.
- (4) The jitter numbers for PCIe are compliant to the PCIe Base Specification 2.0.
- (5) The jitter numbers for SRIO are compliant to the RapidIO Specification 1.3.
- (6) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
- (7) The jitter numbers for HiGig are compliant to the IEEE802.3ae-2002 Specification.
- (8) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.
- (9) Arria II PCIe receivers are compliant to this specification provided the `VTX_CM-DC-ACTIVEIDLE-DELTA` of the upstream transmitter is less than 50 mV.
- (10) The jitter numbers for Serial Advanced Technology Attachment (SATA) are compliant to the Serial ATA Revision 3.0 Specification.
- (11) The jitter numbers for Common Public Radio Interface (CPRI) are compliant to the CPRI Specification V3.0.
- (12) The jitter numbers for Open Base Station Architecture Initiative (OBSAI) are compliant to the OBSAI RP3 Specification V4.1.

Table 1–41 lists the transceiver jitter specifications for all supported protocols for Arria II GZ devices.

Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (*Note 1*), (*2*) (Part 1 of 7)

| Symbol/ Description | Conditions | -C3 and -I3 | | | -C4 and -I4 | | | Unit |
|--|--|-------------|-----|------|-------------|-----|------|------|
| | | Min | Typ | Max | Min | Typ | Max | |
| SONET/SDH Transmit Jitter Generation (<i>3</i>) | | | | | | | | |
| Peak-to-peak jitter at 622.08 Mbps | Pattern = PRBS15 | — | — | 0.1 | — | — | 0.1 | UI |
| RMS jitter at 622.08 Mbps | Pattern = PRBS15 | — | — | 0.01 | — | — | 0.01 | UI |
| Peak-to-peak jitter at 2488.32 Mbps | Pattern = PRBS15 | — | — | 0.1 | — | — | 0.1 | UI |
| RMS jitter at 2488.32 Mbps | Pattern = PRBS15 | — | — | 0.01 | — | — | 0.01 | UI |
| SONET/SDH Receiver Jitter Tolerance (<i>3</i>) | | | | | | | | |
| Jitter tolerance at 622.08 Mbps | Jitter frequency = 0.03 KHz Pattern = PRBS15 | > 15 | | | > 15 | | | UI |
| | Jitter frequency = 25 KHz Pattern = PRBS15 | > 1.5 | | | > 1.5 | | | UI |
| | Jitter frequency = 250 KHz Pattern = PRBS15 | > 0.15 | | | > 0.15 | | | UI |

Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 6 of 7)

| Symbol/ Description | Conditions | –C3 and –I3 | | | –C4 and –I4 | | | Unit |
|--|---|-------------|-----|-------|-------------|-----|-------|------|
| | | Min | Typ | Max | Min | Typ | Max | |
| Deterministic jitter at 3.0 Gbps (G2) | Pattern = CJPAT | — | — | 0.35 | — | — | 0.35 | UI |
| Total jitter at 6.0 Gbps (G3) | Pattern = CJPAT | — | — | 0.25 | — | — | 0.25 | UI |
| Random jitter at 6.0 Gbps (G3) | Pattern = CJPAT | — | — | 0.15 | — | — | 0.15 | UI |
| SAS Receiver Jitter Tolerance (13) | | | | | | | | |
| Total jitter tolerance at 1.5 Gbps (G1) | Pattern = CJPAT | — | — | 0.65 | — | — | 0.65 | UI |
| Deterministic jitter tolerance at 1.5 Gbps (G1) | Pattern = CJPAT | — | — | 0.35 | — | — | 0.35 | UI |
| Sinusoidal jitter tolerance at 1.5 Gbps (G1) | Jitter frequency = 900 KHz to 5 MHz Pattern = CJTPAT BER = 1E-12 | > 0.1 | | | > 0.1 | | | UI |
| CPRI Transmit Jitter Generation (14) | | | | | | | | |
| Total jitter | E.6.HV, E.12.HV Pattern = CJPAT | — | — | 0.279 | — | — | 0.279 | UI |
| | E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT | — | — | 0.35 | — | — | 0.35 | UI |
| Deterministic jitter | E.6.HV, E.12.HV Pattern = CJPAT | — | — | 0.14 | — | — | 0.14 | UI |
| | E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT | — | — | 0.17 | — | — | 0.17 | UI |
| CPRI Receiver Jitter Tolerance (14) | | | | | | | | |
| Total jitter tolerance | E.6.HV, E.12.HV Pattern = CJPAT | > 0.66 | | | > 0.66 | | | UI |
| Deterministic jitter tolerance | E.6.HV, E.12.HV Pattern = CJPAT | > 0.4 | | | > 0.4 | | | UI |
| Total jitter tolerance | E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT | > 0.65 | | | > 0.65 | | | UI |
| Deterministic jitter tolerance | E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT | > 0.37 | | | > 0.37 | | | UI |
| Combined deterministic and random jitter tolerance | E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT | > 0.55 | | | > 0.55 | | | UI |
| OBSAI Transmit Jitter Generation (15) | | | | | | | | |
| Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps | REFCLK = 153.6 MHz Pattern CJPAT | — | — | 0.35 | — | — | 0.35 | UI |
| Deterministic jitter at 768 MBps, 1536 Mbps, and 3072 Mbps | REFCLK = 153.6 MHz Pattern CJPAT | — | — | 0.17 | — | — | 0.17 | UI |

Core Performance Specifications for the Arria II Device Family

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), embedded memory, configuration, and JTAG specifications for Arria II GX and GZ devices.

Clock Tree Specifications

Table 1–42 lists the clock tree specifications for Arria II GX devices.

Table 1–42. Clock Tree Performance for Arria II GX Devices

| Clock Network | Performance | | | Unit |
|---------------|-------------|-------|-----|------|
| | I3, C4 | C5,I5 | C6 | |
| GCLK and RCLK | 500 | 500 | 400 | MHz |
| PCLK | 420 | 350 | 280 | MHz |

Table 1–43 lists the clock tree specifications for Arria II GZ devices.

Table 1–43. Clock Tree Performance for Arria II GZ Devices

| Clock Network | Performance | | Unit |
|---------------|-------------|-------------|------|
| | -C3 and -I3 | -C4 and -I4 | |
| GCLK and RCLK | 700 | 500 | MHz |
| PCLK | 500 | 450 | MHz |

PLL Specifications

Table 1–44 lists the PLL specifications for Arria II GX devices.

Table 1–44. PLL Specifications for Arria II GX Devices (Part 1 of 3)

| Symbol | Description | Min | Typ | Max | Unit |
|-------------------------|---|-----|-----|-----------|----------|
| f_{IN} | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-4 Speed Grade) | 5 | — | 670 (1) | MHz |
| | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-5 Speed Grade) | 5 | — | 622 (1) | MHz |
| | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-6 Speed Grade) | 5 | — | 500 (1) | MHz |
| f_{INPFD} | Input frequency to the PFD | 5 | — | 325 | MHz |
| f_{VCO} | PLL VCO operating Range (2) | 600 | — | 1,400 | MHz |
| f_{INDUTY} | Input clock duty cycle | 40 | — | 60 | % |
| $f_{EINDUTY}$ | External feedback clock input duty cycle | 40 | — | 60 | % |
| t_{INCCJ} (3), (4) | Input clock cycle-to-cycle jitter (Frequency \geq 100 MHz) | — | — | 0.15 | UI (p–p) |
| | Input clock cycle-to-cycle jitter (Frequency \leq 100 MHz) | — | — | ± 750 | ps (p–p) |

IOE Programmable Delay

Table 1–66 lists the delay associated with each supported IOE programmable delay chain for Arria II GX devices.

Table 1–66. IOE Programmable Delay for Arria II GX Devices

| Parameter | Available Settings (1) | Minimum Offset (2) | Maximum Offset | | | | | | | | Unit | |
|--|---------------------------|-----------------------|----------------|-------|-------|------------|-------|-------|-------|-------|------|--|
| | | | Fast Model | | | Slow Model | | | | | | |
| | | | I3 | C4 | I5 | I3 | C4 | C5 | I5 | C6 | | |
| Output enable pin delay | 7 | 0 | 0.413 | 0.442 | 0.413 | 0.814 | 0.713 | 0.796 | 0.801 | 0.873 | ns | |
| Delay from output register to output pin | 7 | 0 | 0.339 | 0.362 | 0.339 | 0.671 | 0.585 | 0.654 | 0.661 | 0.722 | ns | |
| Input delay from pin to internal cell | 52 | 0 | 1.494 | 1.607 | 1.494 | 2.895 | 2.520 | 2.733 | 2.775 | 2.944 | ns | |
| Input delay from pin to input register | 52 | 0 | 1.493 | 1.607 | 1.493 | 2.896 | 2.503 | 2.732 | 2.774 | 2.944 | ns | |
| DQS bus to input register delay | 4 | 0 | 0.074 | 0.076 | 0.074 | 0.140 | 0.124 | 0.147 | 0.147 | 0.167 | ns | |

Notes to Table 1–66:

- (1) The available setting for every delay chain starts with zero and ends with the specified maximum number of settings.
- (2) The minimum offset represented in the table does not include intrinsic delay.

Table 1–67 lists the IOE programmable delay settings for Arria II GZ devices.

Table 1–67. IOE Programmable Delay for Arria II GZ Devices

| Parameter | Available Settings (1) | Minimum Offset (2) | Maximum Offset | | | | | | Unit | |
|-----------|---------------------------|--------------------|----------------|------------|------------|-------|-------|-------|------|--|
| | | | Fast Model | | Slow Model | | | | | |
| | | | Industrial | Commercial | C3 | I3 | C4 | I4 | | |
| D1 | 15 | 0 | 0.462 | 0.505 | 0.795 | 0.801 | 0.857 | 0.864 | ns | |
| D2 | 7 | 0 | 0.234 | 0.232 | 0.372 | 0.371 | 0.407 | 0.405 | ns | |
| D3 | 7 | 0 | 1.700 | 1.769 | 2.927 | 2.948 | 3.157 | 3.178 | ns | |
| D4 | 15 | 0 | 0.508 | 0.554 | 0.882 | 0.889 | 0.952 | 0.959 | ns | |
| D5 | 15 | 0 | 0.472 | 0.500 | 0.799 | 0.817 | 0.875 | 0.882 | ns | |
| D6 | 6 | 0 | 0.186 | 0.195 | 0.319 | 0.321 | 0.345 | 0.347 | ns | |

Notes to Table 1–67:

- (1) You can set this value in the Quartus II software by selecting D1, D2, D3, D4, D5, and D6 in the Assignment Name column.
- (2) Minimum offset does not include the intrinsic delay.