



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                       |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                              |
| Number of LABs/CLBs            | 11920                                                                                                                                 |
| Number of Logic Elements/Cells | 298000                                                                                                                                |
| Total RAM Bits                 | 18854912                                                                                                                              |
| Number of I/O                  | 281                                                                                                                                   |
| Number of Gates                | -                                                                                                                                     |
| Voltage - Supply               | 0.87V ~ 0.93V                                                                                                                         |
| Mounting Type                  | Surface Mount                                                                                                                         |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                       |
| Package / Case                 | 780-BBGA, FCBGA                                                                                                                       |
| Supplier Device Package        | 780-HBGA (33x33)                                                                                                                      |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/ep2agz300fh29c3n">https://www.e-xfl.com/product-detail/intel/ep2agz300fh29c3n</a> |

**Table 1–5. Recommended Operating Conditions for Arria II GX Devices (Note 1) (Part 2 of 2)**

| Symbol            | Description            | Condition  | Minimum | Typical | Maximum | Unit |
|-------------------|------------------------|------------|---------|---------|---------|------|
| $t_{\text{RAMP}}$ | Power Supply Ramp time | Normal POR | 0.05    | —       | 100     | ms   |
|                   |                        | Fast POR   | 0.05    | —       | 4       | ms   |

**Notes to Table 1–5:**

- (1) For more information about supply pin connections, refer to the *Arria II Device Family Pin Connection Guidelines*.
- (2) Altera recommends a 3.0-V nominal battery voltage when connecting  $V_{\text{CCBAT}}$  to a battery for volatile key backup. If you do not use the volatile security key, you may connect the  $V_{\text{CCBAT}}$  to either GND or a 3.0-V power supply.
- (3)  $V_{\text{CCPD}}$  must be 2.5-V for I/O banks with 2.5-V and lower  $V_{\text{CCIO}}$ , 3.0-V for 3.0-V  $V_{\text{CCIO}}$ , and 3.3-V for 3.3-V  $V_{\text{CCIO}}$ .
- (4)  $V_{\text{CCIO}}$  for 3C and 8C I/O banks where the configuration pins reside only supports 3.3-, 3.0-, 2.5-, or 1.8-V voltage levels.

Table 1–6 lists the recommended operating conditions for Arria II GZ devices.

**Table 1–6. Recommended Operating Conditions for Arria II GZ Devices (Note 6) (Part 1 of 2)**

| Symbol                 | Description                                                              | Condition | Minimum    | Typical     | Maximum           | Unit |
|------------------------|--------------------------------------------------------------------------|-----------|------------|-------------|-------------------|------|
| $V_{\text{CC}}$        | Core voltage and periphery circuitry power supply                        | —         | 0.87       | 0.90        | 0.93              | V    |
| $V_{\text{CCCB}}$      | Supplies power for the configuration RAM bits                            | —         | 1.45       | 1.50        | 1.55              | V    |
| $V_{\text{CCAUX}}$     | Auxiliary supply                                                         | —         | 2.375      | 2.5         | 2.625             | V    |
| $V_{\text{CCPD}}$ (2)  | I/O pre-driver (3.0 V) power supply                                      | —         | 2.85       | 3.0         | 3.15              | V    |
|                        | I/O pre-driver (2.5 V) power supply                                      | —         | 2.375      | 2.5         | 2.625             | V    |
| $V_{\text{CCIO}}$      | I/O buffers (3.0 V) power supply                                         | —         | 2.85       | 3.0         | 3.15              | V    |
|                        | I/O buffers (2.5 V) power supply                                         | —         | 2.375      | 2.5         | 2.625             | V    |
|                        | I/O buffers (1.8 V) power supply                                         | —         | 1.71       | 1.8         | 1.89              | V    |
|                        | I/O buffers (1.5 V) power supply                                         | —         | 1.425      | 1.5         | 1.575             | V    |
|                        | I/O buffers (1.2 V) power supply                                         | —         | 1.14       | 1.2         | 1.26              | V    |
| $V_{\text{CCPGM}}$     | Configuration pins (3.0 V) power supply                                  | —         | 2.85       | 3.0         | 3.15              | V    |
|                        | Configuration pins (2.5 V) power supply                                  | —         | 2.375      | 2.5         | 2.625             | V    |
|                        | Configuration pins (1.8 V) power supply                                  | —         | 1.71       | 1.8         | 1.89              | V    |
| $V_{\text{CCA\_PLL}}$  | PLL analog voltage regulator power supply                                | —         | 2.375      | 2.5         | 2.625             | V    |
| $V_{\text{CCD\_PLL}}$  | PLL digital voltage regulator power supply                               | —         | 0.87       | 0.90        | 0.93              | V    |
| $V_{\text{CC\_CLKIN}}$ | Differential clock input power supply                                    | —         | 2.375      | 2.5         | 2.625             | V    |
| $V_{\text{CCBAT}}$ (1) | Battery back-up power supply (For design security volatile key register) | —         | 1.2        | —           | 3.3               | V    |
| $V_{\text{I}}$         | DC input voltage                                                         | —         | –0.5       | —           | 3.6               | V    |
| $V_{\text{O}}$         | Output voltage                                                           | —         | 0          | —           | $V_{\text{CCIO}}$ | V    |
| $V_{\text{CCA\_L}}$    | Transceiver high voltage power (left side)                               | —         | 2.85/2.375 | 3.0/2.5 (4) | 3.15/2.625        | V    |
| $V_{\text{CCA\_R}}$    | Transceiver high voltage power (right side)                              | —         |            |             |                   |      |
| $V_{\text{CCHIP\_L}}$  | Transceiver HIP digital power (left side)                                | —         | 0.87       | 0.9         | 0.93              | V    |
| $V_{\text{CCR\_L}}$    | Receiver power (left side)                                               | —         | 1.05       | 1.1         | 1.15              | V    |
| $V_{\text{CCR\_R}}$    | Receiver power (right side)                                              | —         | 1.05       | 1.1         | 1.15              | V    |
| $V_{\text{CCT\_L}}$    | Transmitter power (left side)                                            | —         | 1.05       | 1.1         | 1.15              | V    |
| $V_{\text{CCT\_R}}$    | Transmitter power (right side)                                           | —         | 1.05       | 1.1         | 1.15              | V    |

**Table 1-11. OCT With and Without Calibration Specification for Arria II GX Device I/Os (Note 1) (Part 2 of 2)**

| Symbol                                           | Description                                              | Conditions (V)                          | Calibration Accuracy |            | Unit |
|--------------------------------------------------|----------------------------------------------------------|-----------------------------------------|----------------------|------------|------|
|                                                  |                                                          |                                         | Commercial           | Industrial |      |
| 50- $\Omega$ $R_S$<br>3.0, 2.5, 1.8, 1.5,<br>1.2 | 50- $\Omega$ series OCT<br>with calibration              | $V_{CCIO} = 3.0, 2.5,$<br>1.8, 1.5, 1.2 | $\pm 10$             | $\pm 10$   | %    |
| 100- $\Omega$ $R_D$<br>2.5                       | 100- $\Omega$ differential<br>OCT without<br>calibration | $V_{CCIO} = 2.5$                        | $\pm 30$             | $\pm 30$   | %    |

**Note to Table 1-11:**

(1) OCT with calibration accuracy is valid at the time of calibration only.

Table 1-12 lists the OCT termination calibration accuracy specifications for Arria II GZ devices.

**Table 1-12. OCT with Calibration Accuracy Specifications for Arria II GZ Devices (Note 1)**

| Symbol                                                                                    | Description                                                                                                            | Conditions (V)                          | Calibration Accuracy |          |          | Unit |
|-------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------|-----------------------------------------|----------------------|----------|----------|------|
|                                                                                           |                                                                                                                        |                                         | C2                   | C3,I3    | C4,I4    |      |
| 25- $\Omega$ $R_S$<br>3.0, 2.5, 1.8, 1.5,<br>1.2 (2)                                      | 25- $\Omega$ series OCT<br>with calibration                                                                            | $V_{CCIO} = 3.0, 2.5,$<br>1.8, 1.5, 1.2 | $\pm 8$              | $\pm 8$  | $\pm 8$  | %    |
| 50- $\Omega$ $R_S$<br>3.0, 2.5, 1.8, 1.5,<br>1.2                                          | 50- $\Omega$ internal series<br>OCT with calibration                                                                   | $V_{CCIO} = 3.0, 2.5,$<br>1.8, 1.5, 1.2 | $\pm 8$              | $\pm 8$  | $\pm 8$  | %    |
| 50- $\Omega$ $R_T$<br>2.5, 1.8, 1.5, 1.2                                                  | 50- $\Omega$ internal parallel<br>OCT with calibration                                                                 | $V_{CCIO} = 2.5, 1.8,$<br>1.5, 1.2      | $\pm 10$             | $\pm 10$ | $\pm 10$ | %    |
| 20- $\Omega$ , 40- $\Omega$ , and<br>60- $\Omega$ $R_S$<br>3.0, 2.5, 1.8, 1.5,<br>1.2 (3) | 20- $\Omega$ , 40- $\Omega$ and<br>60- $\Omega$ $R_S$ expanded<br>range for internal<br>series OCT with<br>calibration | $V_{CCIO} = 3.0, 2.5,$<br>1.8, 1.5, 1.2 | $\pm 10$             | $\pm 10$ | $\pm 10$ | %    |
| 25- $\Omega$ $R_{S\_left\_shift}$<br>3.0, 2.5, 1.8, 1.5,<br>1.2                           | 25- $\Omega$ $R_{S\_left\_shift}$<br>internal left shift<br>series OCT with<br>calibration                             | $V_{CCIO} = 3.0, 2.5,$<br>1.8, 1.5, 1.2 | $\pm 10$             | $\pm 10$ | $\pm 10$ | %    |

**Notes to Table 1-12:**

- (1) OCT calibration accuracy is valid at the time of calibration only.  
 (2) 25- $\Omega$   $R_S$  is not supported for 1.5 V and 1.2 V in Row I/O.  
 (3) 20- $\Omega$   $R_S$  is not supported for 1.5 V and 1.2 V in Row I/O.

The calibration accuracy for calibrated series and parallel OCTs are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Table 1-13 lists the Arria II GZ OCT without calibration resistance tolerance to PVT changes.

**Table 1-13. OCT Without Calibration Resistance Tolerance Specifications for Arria II GZ Devices**

| Symbol                             | Description                                        | Conditions (V)               | Resistance Tolerance |       | Unit |
|------------------------------------|----------------------------------------------------|------------------------------|----------------------|-------|------|
|                                    |                                                    |                              | C3,I3                | C4,I4 |      |
| 25-Ω R <sub>S</sub><br>3.0 and 2.5 | 25-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 3.0, 2.5 | ± 40                 | ± 40  | %    |
| 25-Ω R <sub>S</sub><br>1.8 and 1.5 | 25-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 1.8, 1.5 | ± 40                 | ± 40  | %    |
| 25-Ω R <sub>S</sub><br>1.2         | 25-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 1.2      | ± 50                 | ± 50  | %    |
| 50-Ω R <sub>S</sub><br>3.0 and 2.5 | 50-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 3.0, 2.5 | ± 40                 | ± 40  | %    |
| 50-Ω R <sub>S</sub><br>1.8 and 1.5 | 50-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 1.8, 1.5 | ± 40                 | ± 40  | %    |
| 50-Ω R <sub>S</sub><br>1.2         | 50-Ω internal series<br>OCT without<br>calibration | V <sub>CCIO</sub> = 1.2      | ± 50                 | ± 50  | %    |
| 100-Ω R <sub>D</sub><br>2.5        | 100-Ω internal<br>differential OCT                 | V <sub>CCIO</sub> = 2.5      | ± 25                 | ± 25  | %    |

OCT calibration is automatically performed at power up for OCT-enabled I/Os. When voltage and temperature conditions change after calibration, the resistance may change. Use Equation 1-1 and Table 1-14 to determine the OCT variation when voltage and temperature vary after power-up calibration for Arria II GX and GZ devices.

**Equation 1-1. OCT Variation (Note 1)**

$$R_{OCT} = R_{SCAL} \left( 1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

**Notes to Equation 1-1:**

- (1) R<sub>OCT</sub> value calculated from Equation 1-1 shows the range of OCT resistance with the variation of temperature and V<sub>CCIO</sub>.

Table 1-30 lists the HSTL I/O standards for Arria II GX devices.

**Table 1-30. Differential HSTL I/O Standards for Arria II GX Devices**

| I/O Standard        | $V_{CCIO}$ (V) |     |       | $V_{DIF(DC)}$ (V) |     | $V_{X(AC)}$ (V) |                       |      | $V_{CM(DC)}$ (V)       |                       |                        | $V_{DIF(AC)}$ (V) |     |
|---------------------|----------------|-----|-------|-------------------|-----|-----------------|-----------------------|------|------------------------|-----------------------|------------------------|-------------------|-----|
|                     | Min            | Typ | Max   | Min               | Max | Min             | Typ                   | Max  | Min                    | Typ                   | Max                    | Min               | Max |
| HSTL-18 Class I     | 1.71           | 1.8 | 1.89  | 0.2               | —   | 0.85            | —                     | 0.95 | 0.88                   | —                     | 0.95                   | 0.4               | —   |
| HSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.2               | —   | 0.71            | —                     | 0.79 | 0.71                   | —                     | 0.79                   | 0.4               | —   |
| HSTL-12 Class I, II | 1.14           | 1.2 | 1.26  | 0.16              | —   | —               | $0.5 \times V_{CCIO}$ | —    | $0.48 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.52 \times V_{CCIO}$ | 0.3               | —   |

Table 1-31 lists the HSTL I/O standards for Arria II GZ devices.

**Table 1-31. Differential HSTL I/O Standards for Arria II GZ Devices**

| I/O Standard        | $V_{CCIO}$ (V) |     |       | $V_{DIF(DC)}$ (V) |                  | $V_{X(AC)}$ (V) |                       |      | $V_{CM(DC)}$ (V)      |                       |                       | $V_{DIF(AC)}$ (V) |                   |
|---------------------|----------------|-----|-------|-------------------|------------------|-----------------|-----------------------|------|-----------------------|-----------------------|-----------------------|-------------------|-------------------|
|                     | Min            | Typ | Max   | Min               | Max              | Min             | Typ                   | Max  | Min                   | Typ                   | Max                   | Min               | Max               |
| HSTL-18 Class I     | 1.71           | 1.8 | 1.89  | 0.2               | —                | 0.78            | —                     | 1.12 | 0.78                  | —                     | 1.12                  | 0.4               | —                 |
| HSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.2               | —                | 0.68            | —                     | 0.9  | 0.68                  | —                     | 0.9                   | 0.4               | —                 |
| HSTL-12 Class I, II | 1.14           | 1.2 | 1.26  | 0.16              | $V_{CCIO} + 0.3$ | —               | $0.5 \times V_{CCIO}$ | —    | $0.4 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.6 \times V_{CCIO}$ | 0.3               | $V_{CCIO} + 0.48$ |

Table 1-32 lists the differential I/O standard specifications for Arria II GX devices.

**Table 1-32. Differential I/O Standard Specifications for Arria II GX Devices (Note 1)**

| I/O Standard  | $V_{CCIO}$ (V) |     |       | $V_{ID}$ (mV) |                   |     | $V_{ICM}$ (V) (2) |      | $V_{OD}$ (V) (3) |     |     | $V_{OCM}$ (V) |      |       |
|---------------|----------------|-----|-------|---------------|-------------------|-----|-------------------|------|------------------|-----|-----|---------------|------|-------|
|               | Min            | Typ | Max   | Min           | Cond.             | Max | Min               | Max  | Min              | Typ | Max | Min           | Typ  | Max   |
| 2.5 V LVDS    | 2.375          | 2.5 | 2.625 | 100           | $V_{CM} = 1.25$ V | —   | 0.05              | 1.80 | 0.247            | —   | 0.6 | 1.125         | 1.25 | 1.375 |
| RSDS (4)      | 2.375          | 2.5 | 2.625 | —             | —                 | —   | —                 | —    | 0.1              | 0.2 | 0.6 | 0.5           | 1.2  | 1.4   |
| Mini-LVDS (4) | 2.375          | 2.5 | 2.625 | —             | —                 | —   | —                 | —    | 0.25             | —   | 0.6 | 1             | 1.2  | 1.4   |
| LVPECL (5)    | 2.375          | 2.5 | 2.625 | 300           | —                 | —   | 0.6               | 1.8  | —                | —   | —   | —             | —    | —     |
| BLVDS (6)     | 2.375          | 2.5 | 2.625 | 100           | —                 | —   | —                 | —    | —                | —   | —   | —             | —    | —     |

**Notes to Table 1-32:**

- (1) The 1.5 V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1-21.
- (2)  $V_{IN}$  range:  $0 \leq V_{IN} \leq 1.85$  V.
- (3)  $R_L$  range:  $90 \leq R_L \leq 110 \Omega$ .
- (4) The RSDS and mini-LVDS I/O standards are only supported for differential outputs.
- (5) The LVPECL input standard is supported at the dedicated clock input pins (GCLK) only.
- (6) There are no fixed  $V_{ICM}$ ,  $V_{OD}$ , and  $V_{OCM}$  specifications for BLVDS. These specifications depend on the system topology.

**Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 5 of 7)**

| Symbol/<br>Description                              | Condition              | I3                                                                    |     |      | C4  |     |      | C5 and I5 |     |      | C6  |     |      | Unit |
|-----------------------------------------------------|------------------------|-----------------------------------------------------------------------|-----|------|-----|-----|------|-----------|-----|------|-----|-----|------|------|
|                                                     |                        | Min                                                                   | Typ | Max  | Min | Typ | Max  | Min       | Typ | Max  | Min | Typ | Max  |      |
| LTD lock time<br>(11)                               | —                      | 0                                                                     | 100 | 4000 | 0   | 100 | 4000 | 0         | 100 | 4000 | 0   | 100 | 4000 | ns   |
| Data lock time<br>from rx_<br>freqlocked<br>(12)    | —                      | —                                                                     | —   | 4000 | —   | —   | 4000 | —         | —   | 4000 | —   | —   | 4000 | ns   |
| Programmable<br>DC gain                             | DC Gain<br>Setting = 0 | —                                                                     | 0   | —    | —   | 0   | —    | —         | 0   | —    | —   | 0   | —    | dB   |
|                                                     | DC Gain<br>Setting = 1 | —                                                                     | 3   | —    | —   | 3   | —    | —         | 3   | —    | —   | 3   | —    | dB   |
|                                                     | DC Gain<br>Setting = 2 | —                                                                     | 6   | —    | —   | 6   | —    | —         | 6   | —    | —   | 6   | —    | dB   |
| <b>Transmitter</b>                                  |                        |                                                                       |     |      |     |     |      |           |     |      |     |     |      |      |
| Supported I/O<br>Standards                          | 1.5-V PCML             |                                                                       |     |      |     |     |      |           |     |      |     |     |      |      |
| Data rate                                           | —                      | 600                                                                   | —   | 6375 | 600 | —   | 3750 | 600       | —   | 3750 | 600 | —   | 3125 | Mbps |
| V <sub>OCM</sub>                                    | 0.65 V<br>setting      | —                                                                     | 650 | —    | —   | 650 | —    | —         | 650 | —    | —   | 650 | —    | mV   |
| Differential<br>on-chip<br>termination<br>resistors | 100-Ω<br>setting       | —                                                                     | 100 | —    | —   | 100 | —    | —         | 100 | —    | —   | 100 | —    | Ω    |
| Return loss<br>differential mode                    | PCIe                   | 50 MHz to 1.25 GHz: –10dB                                             |     |      |     |     |      |           |     |      |     |     |      |      |
|                                                     | XAUI                   | 312 MHz to 625 MHz: –10dB<br>625 MHz to 3.125 GHz: –10dB/decade slope |     |      |     |     |      |           |     |      |     |     |      |      |
| Return loss<br>common mode                          | PCIe                   | 50 MHz to 1.25 GHz: –6dB                                              |     |      |     |     |      |           |     |      |     |     |      |      |
| Rise time (2)                                       | —                      | 50                                                                    | —   | 200  | 50  | —   | 200  | 50        | —   | 200  | 50  | —   | 200  | ps   |
| Fall time                                           | —                      | 50                                                                    | —   | 200  | 50  | —   | 200  | 50        | —   | 200  | 50  | —   | 200  | ps   |

**Table 1-35. Transceiver Specifications for Arria II GZ Devices (Part 2 of 5)**

| Symbol/<br>Description                                                                                 | Conditions                                                           | –C3 and –I3 (1)     |     |      | –C4 and –I4         |     |      | Unit |
|--------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------|---------------------|-----|------|---------------------|-----|------|------|
|                                                                                                        |                                                                      | Min                 | Typ | Max  | Min                 | Typ | Max  |      |
| Transceiver Clocks                                                                                     |                                                                      |                     |     |      |                     |     |      |      |
| Calibration block clock frequency (cal_blk_clk)                                                        | —                                                                    | 10                  | —   | 125  | 10                  | —   | 125  | MHz  |
| fixedclk clock frequency                                                                               | PCIe Receiver Detect                                                 | —                   | 125 | —    | —                   | 125 | —    | MHz  |
| reconfig_clk clock frequency                                                                           | Dynamic reconfiguration clock frequency                              | 2.5/<br>37.5<br>(4) | —   | 50   | 2.5/<br>37.5<br>(4) | —   | 50   | MHz  |
| Delta time between reconfig_clks (5)                                                                   | —                                                                    | —                   | —   | 2    | —                   | —   | 2    | ms   |
| Transceiver block minimum power-down (gxb_powerdown) pulse width                                       | —                                                                    | 1                   | —   | —    | 1                   | —   | —    | µs   |
| Receiver                                                                                               |                                                                      |                     |     |      |                     |     |      |      |
| Supported I/O Standards                                                                                | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS                 |                     |     |      |                     |     |      |      |
| Data rate (16)                                                                                         | —                                                                    | 600                 | —   | 6375 | 600                 | —   | 3750 | Mbps |
| Absolute V <sub>MAX</sub> for a receiver pin (6)                                                       | —                                                                    | —                   | —   | 1.6  | —                   | —   | 1.6  | V    |
| Operational V <sub>MAX</sub> for a receiver pin                                                        | —                                                                    | —                   | —   | 1.5  | —                   | —   | 1.5  | V    |
| Absolute V <sub>MIN</sub> for a receiver pin                                                           | —                                                                    | -0.4                | —   | —    | -0.4                | —   | —    | V    |
| Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration | —                                                                    | —                   | —   | 1.6  | —                   | —   | 1.6  | V    |
| Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration  | V <sub>ICM</sub> = 0.82 V setting                                    | —                   | —   | 2.7  | —                   | —   | 2.7  | V    |
|                                                                                                        | V <sub>ICM</sub> = 1.1 V setting (7)                                 | —                   | —   | 1.6  | —                   | —   | 1.6  | V    |
| Minimum differential eye opening at receiver serial input pins (8)                                     | Data Rate = 600 Mbps to 5 Gbps<br>Equalization = 0<br>DC gain = 0 dB | 100                 | —   | —    | 165                 | —   | —    | mV   |
|                                                                                                        | Data Rate > 5 Gbps<br>Equalization = 0<br>DC gain = 0 dB             | 165                 | —   | —    | 165                 | —   | —    | mV   |
| V <sub>ICM</sub>                                                                                       | V <sub>ICM</sub> = 0.82 V setting                                    | 820 ± 10%           |     |      | 820 ± 10%           |     |      | mV   |
|                                                                                                        | V <sub>ICM</sub> = 1.1 V setting (7)                                 | 1100 ± 10%          |     |      | 1100 ± 10%          |     |      | mV   |

**Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 4 of 5)**

| Symbol/<br>Description                                           | Conditions                                                                                                                                                                                                                                                                                                                  | –C3 and –I3 (1) |     |      | –C4 and –I4 |     |      | Unit |
|------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----|------|-------------|-----|------|------|
|                                                                  |                                                                                                                                                                                                                                                                                                                             | Min             | Typ | Max  | Min         | Typ | Max  |      |
| Transmitter                                                      |                                                                                                                                                                                                                                                                                                                             |                 |     |      |             |     |      |      |
| Supported I/O Standards                                          | 1.5-V PCML                                                                                                                                                                                                                                                                                                                  |                 |     |      |             |     |      |      |
| Data rate (14)                                                   | —                                                                                                                                                                                                                                                                                                                           | 600             | —   | 6375 | 600         | —   | 3750 | Mbps |
| V <sub>OCM</sub>                                                 | 0.65 V setting                                                                                                                                                                                                                                                                                                              | —               | 650 | —    | —           | 650 | —    | mV   |
| Differential on-chip termination resistors                       | 85–Ω setting                                                                                                                                                                                                                                                                                                                | 85 ± 15%        |     |      | 85 ± 15%    |     |      | Ω    |
|                                                                  | 100–Ω setting                                                                                                                                                                                                                                                                                                               | 100 ± 15%       |     |      | 100 ± 15%   |     |      | Ω    |
|                                                                  | 120–Ω setting                                                                                                                                                                                                                                                                                                               | 120 ± 15%       |     |      | 120 ± 15%   |     |      | Ω    |
|                                                                  | 150–Ω setting                                                                                                                                                                                                                                                                                                               | 150 ± 15%       |     |      | 150 ± 15%   |     |      | Ω    |
| Differential and common mode return loss                         | PCIe Gen1 and Gen2 (TX V <sub>OD</sub> =4), XAUI (TX V <sub>OD</sub> =6), HiGig+ (TX V <sub>OD</sub> =6), CEI SR/LR (TX V <sub>OD</sub> =8), SRIO SR (V <sub>OD</sub> =6), SRIO LR (V <sub>OD</sub> =8), CPRI LV (V <sub>OD</sub> =6), CPRI HV (V <sub>OD</sub> =2), OBSAI (V <sub>OD</sub> =6), SATA (V <sub>OD</sub> =4), | Compliant       |     |      |             |     |      | —    |
| Rise time (15)                                                   | —                                                                                                                                                                                                                                                                                                                           | 50              | —   | 200  | 50          | —   | 200  | ps   |
| Fall time (15)                                                   | —                                                                                                                                                                                                                                                                                                                           | 50              | —   | 200  | 50          | —   | 200  | ps   |
| Intra-differential pair skew                                     | —                                                                                                                                                                                                                                                                                                                           | —               | —   | 15   | —           | —   | 15   | ps   |
| Intra-transceiver block transmitter channel-to-channel skew      | ×4 PMA and PCS bonded mode<br>Example: XAUI, PCIe ×4, Basic ×4                                                                                                                                                                                                                                                              | —               | —   | 120  | —           | —   | 120  | ps   |
| Inter-transceiver block transmitter channel-to-channel skew      | ×8 PMA and PCS bonded mode<br>Example: PCIe ×8, Basic ×8                                                                                                                                                                                                                                                                    | —               | —   | 500  | —           | —   | 500  | ps   |
| CMU0 PLL and CMU1 PLL                                            |                                                                                                                                                                                                                                                                                                                             |                 |     |      |             |     |      |      |
| Supported Data Range                                             | —                                                                                                                                                                                                                                                                                                                           | 600             | —   | 6375 | 600         | —   | 3750 | Mbps |
| pll_powerdown minimum pulse width (tp <sub>pll_powerdown</sub> ) | —                                                                                                                                                                                                                                                                                                                           | 1               |     |      | 1           |     |      | μs   |
| CMU PLL lock time from pll_powerdown de-assertion                | —                                                                                                                                                                                                                                                                                                                           | —               | —   | 100  | —           | —   | 100  | μs   |

**Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 5 of 5)**

| Symbol/<br>Description            | Conditions                  | –C3 and –I3 (1)                      |     |     | –C4 and –I4 |     |     | Unit |
|-----------------------------------|-----------------------------|--------------------------------------|-----|-----|-------------|-----|-----|------|
|                                   |                             | Min                                  | Typ | Max | Min         | Typ | Max |      |
| -3 dB Bandwidth                   | PCIe Gen1                   | 2.5 - 3.5                            |     |     |             |     |     | MHz  |
|                                   | PCIe Gen2                   | 6 - 8                                |     |     |             |     |     | MHz  |
|                                   | (OIF) CEI PHY at 4.976 Gbps | 7 - 11                               |     |     |             |     |     | MHz  |
|                                   | (OIF) CEI PHY at 6.375 Gbps | 5 - 10                               |     |     |             |     |     | MHz  |
|                                   | XAUI                        | 2 - 4                                |     |     |             |     |     | MHz  |
|                                   | SRIO 1.25 Gbps              | 3 - 5.5                              |     |     |             |     |     | MHz  |
|                                   | SRIO 2.5 Gbps               | 3 - 5.5                              |     |     |             |     |     | MHz  |
|                                   | SRIO 3.125 Gbps             | 2 - 4                                |     |     |             |     |     | MHz  |
|                                   | GIGE                        | 2.5 - 4.5                            |     |     |             |     |     | MHz  |
|                                   | SONET OC12                  | 1.5 - 2.5                            |     |     |             |     |     | MHz  |
|                                   | SONET OC48                  | 3.5 - 6                              |     |     |             |     |     | MHz  |
| Transceiver-FPGA Fabric Interface |                             |                                      |     |     |             |     |     |      |
| Interface speed                   | —                           | 25                                   | —   | 325 | 25          | —   | 250 | MHz  |
| Digital reset pulse width         | —                           | Minimum is two parallel clock cycles |     |     |             |     |     | —    |

**Notes to Table 1–35:**

- (1) The 3x speed grade is the fastest speed grade offered in the following Arria II GZ devices: EP2AGZ225, EP2AGZ300, and EP2AGZ350.
- (2) The rise and fall time transition is specified from 20% to 80%.
- (3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula:  
REFCLK rms phase jitter at f (MHz) = REFCLK rms phase jitter at 100 MHz \* 100/f.
- (4) The minimum `reconfig_clk` frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter only** mode. The minimum `reconfig_clk` frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode.
- (5) If your design uses more than one dynamic reconfiguration controller (`altgx_reconfig`) instances to control the transceiver (`altgx`) channels physically located on the same side of the device AND if you use different `reconfig_clk` sources for these `altgx_reconfig` instances, the delta time between any two of these `reconfig_clk` sources becoming stable must not exceed the maximum specification listed.
- (6) The device cannot tolerate prolonged operation at this absolute maximum.
- (7) You must use the 1.1-V RX  $V_{ICM}$  setting if the input serial data standard is LVDS.
- (8) The differential eye opening specification at the receiver input pins assumes that Receiver Equalization is disabled. If you enable Receiver Equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level. Use H-Spice simulation to derive the minimum eye opening requirement with Receiver Equalization enabled.
- (9) The rate matcher supports only up to  $\pm 300$  ppm.
- (10) Time taken to `rx_pll_locked` goes high from `rx_analogreset` de-assertion. Refer to [Figure 1–1 on page 1–33](#).
- (11) Time for which the CDR must be kept in lock-to-reference mode after `rx_pll_locked` goes high and before `rx_locktodata` is asserted in manual mode. Refer to [Figure 1–1 on page 1–33](#).
- (12) Time taken to recover valid data after the `rx_locktodata` signal is asserted in manual mode. Refer to [Figure 1–1 on page 1–33](#).
- (13) Time taken to recover valid data after the `rx_freqlocked` signal goes high in automatic mode. Refer to [Figure 1–2 on page 1–33](#).
- (14) A GPLL may be required to meet the PMA-FPGA fabric interface timing above certain data rates. For more information, refer to the [Transceiver Clocking for Arria II Devices](#) chapter.
- (15) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (16) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

Figure 1-1 shows the lock time parameters in manual mode.

 LTD = lock-to-data. LTR = lock-to-reference.

Figure 1-1. Lock Time Parameters for Manual Mode




Figure 1-2 shows the lock time parameters in automatic mode.

Figure 1-2. Lock Time Parameters for Automatic Mode




Table 1–37 lists the typical  $V_{OD}$  for TX term that equals  $100\ \Omega$  for Arria II GX and GZ devices.

**Table 1–37. Typical  $V_{OD}$  Setting, TX Termination =  $100\ \Omega$  for Arria II Devices**

| Quartus II Setting | $V_{OD}$ Setting (mV) |
|--------------------|-----------------------|
| 1                  | 400                   |
| 2                  | 600                   |
| 3 (Arria II GZ)    | 700                   |
| 4                  | 800                   |
| 5                  | 900                   |
| 6                  | 1000                  |
| 7                  | 1200                  |

Table 1–38 lists the typical transmitter pre-emphasis levels in dB for the first post tap under the following conditions: low-frequency data pattern (five 1s and five 0s) at 6.375 Gbps. The levels listed in Table 1–38 are a representation of possible pre-emphasis levels under these specified conditions only, the pre-emphasis levels may change with data pattern and data rate.

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Arria II GX HSSI HSPICE models.

**Table 1–38. Transmitter Pre-Emphasis Levels for Arria II GX Devices**

| Arria II GX<br>(Quartus II<br>Software)<br>First Post Tap<br>Setting | Arria II GX (Quartus II Software) VOD Setting |     |     |     |     |     |      |
|----------------------------------------------------------------------|-----------------------------------------------|-----|-----|-----|-----|-----|------|
|                                                                      | 1                                             | 2   | 4   | 5   | 6   | 7   | Unit |
| 0 (off)                                                              | 0                                             | 0   | 0   | 0   | 0   | 0   | —    |
| 1                                                                    | 0.7                                           | 0   | 0   | 0   | 0   | 0   | dB   |
| 2                                                                    | 2.7                                           | 1.2 | 0.3 | 0   | 0   | 0   | dB   |
| 3                                                                    | 4.9                                           | 2.4 | 1.2 | 0.8 | 0.5 | 0.2 | dB   |
| 4                                                                    | 7.5                                           | 3.8 | 2.1 | 1.6 | 1.2 | 0.6 | dB   |
| 5                                                                    | —                                             | 5.3 | 3.1 | 2.4 | 1.8 | 1.1 | dB   |
| 6                                                                    | —                                             | 7   | 4.3 | 3.3 | 2.7 | 1.7 | dB   |

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 3 of 10)**

| Symbol/<br>Description                                            | Conditions                                                                           | I3     |     |      | C4     |     |      | C5, I5 |     |      | C6     |     |      | Unit |
|-------------------------------------------------------------------|--------------------------------------------------------------------------------------|--------|-----|------|--------|-----|------|--------|-----|------|--------|-----|------|------|
|                                                                   |                                                                                      | Min    | Typ | Max  | Min    | Typ | Max  | Min    | Typ | Max  | Min    | Typ | Max  |      |
| PCIe Receiver Jitter Tolerance (4)                                |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Total jitter at 2.5 Gbps (Gen1)                                   | Compliance pattern                                                                   | > 0.6  |     |      | > 0.6  |     |      | > 0.6  |     |      | > 0.6  |     |      | UI   |
| PCIe (Gen 1) Electrical Idle Detect Threshold (9)                 |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| VRX-IDLE-DETDIFF (p-p)                                            | Compliance pattern                                                                   | 65     | —   | 175  | 65     | —   | 175  | 65     | —   | 175  | 65     | —   | 175  | mV   |
| Serial RapidIO® (SRIO) Transmit Jitter Generation (5)             |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Deterministic jitter (peak-to-peak)                               | Data Rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | —      | —   | 0.17 | —      | —   | 0.17 | —      | —   | 0.17 | —      | —   | 0.17 | UI   |
| Total jitter (peak-to-peak)                                       | Data Rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | —      | —   | 0.35 | —      | —   | 0.35 | —      | —   | 0.35 | —      | —   | 0.35 | UI   |
| SRIO Receiver Jitter Tolerance (5)                                |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Deterministic jitter tolerance (peak-to-peak)                     | Data Rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | > 0.37 |     |      | > 0.37 |     |      | > 0.37 |     |      | > 0.37 |     |      | UI   |
| Combined deterministic and random jitter tolerance (peak-to-peak) | Data Rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | > 0.55 |     |      | > 0.55 |     |      | > 0.55 |     |      | > 0.55 |     |      | UI   |
| Sinusoidal jitter tolerance (peak-to-peak)                        | Jitter frequency = 22.1 KHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT  | > 8.5  |     |      | > 8.5  |     |      | > 8.5  |     |      | > 8.5  |     |      | UI   |
|                                                                   | Jitter frequency = 1.875 MHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | UI   |
|                                                                   | Jitter frequency = 20 MHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT    | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | UI   |
| GIGE Transmit Jitter Generation (6)                               |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Deterministic jitter (peak-to-peak)                               | Pattern = CRPAT                                                                      | —      | —   | 0.14 | —      | —   | 0.14 | —      | —   | 0.14 | —      | —   | 0.14 | UI   |

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 5 of 7)**

| Symbol/<br>Description                     | Conditions                                                                                          | –C3 and –I3 |     |      | –C4 and –I4 |     |      | Unit |
|--------------------------------------------|-----------------------------------------------------------------------------------------------------|-------------|-----|------|-------------|-----|------|------|
|                                            |                                                                                                     | Min         | Typ | Max  | Min         | Typ | Max  |      |
| Sinusoidal jitter tolerance (peak-to-peak) | Jitter Frequency = 38.2 KHz<br>Data rate = 6.375 Gbps<br>Pattern = PRBS31 BER = 10 <sup>-12</sup>   | > 0.5       |     |      | —           | —   | —    | UI   |
|                                            | Jitter Frequency = 3.82 MHz<br>Data rate = 6.375 Gbps<br>Pattern = PRBS31 BER = 10 <sup>-12</sup>   | > 0.05      |     |      | —           | —   | —    | UI   |
|                                            | Jitter Frequency = 20 MHz<br>Data rate = 6.375 Gbps<br>Pattern = PRBS31 BER = 10 <sup>-12</sup>     | > 0.05      |     |      | —           | —   | —    | UI   |
| SDI Transmitter Jitter Generation (12)     |                                                                                                     |             |     |      |             |     |      |      |
| Alignment jitter (peak-to-peak)            | Data rate = 1.485 Gbps (HD)<br>Pattern = color bar Low-frequency roll-off = 100 KHz                 | 0.2         | —   | —    | 0.2         | —   | —    | UI   |
|                                            | Data rate = 2.97 Gbps (3G) Pattern = color bar Low-frequency roll-off = 100 KHz                     | 0.3         | —   | —    | 0.3         | —   | —    | UI   |
| SDI Receiver Jitter Tolerance (12)         |                                                                                                     |             |     |      |             |     |      |      |
| Sinusoidal jitter tolerance (peak-to-peak) | Jitter frequency = 15 KHz<br>Data rate = 2.97 Gbps (3G) Pattern = single line scramble color bar    | > 2         |     |      | > 2         |     |      | UI   |
|                                            | Jitter frequency = 100 KHz<br>Data rate = 2.97 Gbps (3G) Pattern = single line scramble color bar   | > 0.3       |     |      | > 0.3       |     |      | UI   |
|                                            | Jitter frequency = 148.5 MHz<br>Data rate = 2.97 Gbps (3G) Pattern = single line scramble color bar | > 0.3       |     |      | > 0.3       |     |      | UI   |
| Sinusoidal jitter tolerance (peak-to-peak) | Jitter frequency = 20 KHz<br>Data rate = 1.485 Gbps (HD) pattern = 75% color bar                    | > 1         |     |      | > 1         |     |      | UI   |
|                                            | Jitter frequency = 100 KHz<br>Data rate = 1.485 Gbps (HD) Pattern = 75% color bar                   | > 0.2       |     |      | > 0.2       |     |      | UI   |
|                                            | Jitter frequency = 148.5 MHz<br>Data rate = 1.485 Gbps (HD) Pattern = 75% color bar                 | > 0.2       |     |      | > 0.2       |     |      | UI   |
| SAS Transmit Jitter Generation (13)        |                                                                                                     |             |     |      |             |     |      |      |
| Total jitter at 1.5 Gbps (G1)              | Pattern = CJPAT                                                                                     | —           | —   | 0.55 | —           | —   | 0.55 | UI   |
| Deterministic jitter at 1.5 Gbps (G1)      | Pattern = CJPAT                                                                                     | —           | —   | 0.35 | —           | —   | 0.35 | UI   |
| Total jitter at 3.0 Gbps (G2)              | Pattern = CJPAT                                                                                     | —           | —   | 0.55 | —           | —   | 0.55 | UI   |

## Core Performance Specifications for the Arria II Device Family

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), embedded memory, configuration, and JTAG specifications for Arria II GX and GZ devices.

### Clock Tree Specifications

Table 1-42 lists the clock tree specifications for Arria II GX devices.

**Table 1-42. Clock Tree Performance for Arria II GX Devices**

| Clock Network | Performance |       |     | Unit |
|---------------|-------------|-------|-----|------|
|               | I3, C4      | C5,I5 | C6  |      |
| GCLK and RCLK | 500         | 500   | 400 | MHz  |
| PCLK          | 420         | 350   | 280 | MHz  |

Table 1-43 lists the clock tree specifications for Arria II GZ devices.

**Table 1-43. Clock Tree Performance for Arria II GZ Devices**

| Clock Network | Performance |             | Unit |
|---------------|-------------|-------------|------|
|               | -C3 and -I3 | -C4 and -I4 |      |
| GCLK and RCLK | 700         | 500         | MHz  |
| PCLK          | 500         | 450         | MHz  |

### PLL Specifications

Table 1-44 lists the PLL specifications for Arria II GX devices.

**Table 1-44. PLL Specifications for Arria II GX Devices (Part 1 of 3)**

| Symbol               | Description                                                                                       | Min | Typ | Max       | Unit     |
|----------------------|---------------------------------------------------------------------------------------------------|-----|-----|-----------|----------|
| $f_{IN}$             | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-4 Speed Grade) | 5   | —   | 670 (1)   | MHz      |
|                      | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-5 Speed Grade) | 5   | —   | 622 (1)   | MHz      |
|                      | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-6 Speed Grade) | 5   | —   | 500 (1)   | MHz      |
| $f_{INPFD}$          | Input frequency to the PFD                                                                        | 5   | —   | 325       | MHz      |
| $f_{VCO}$            | PLL VCO operating Range (2)                                                                       | 600 | —   | 1,400     | MHz      |
| $f_{INDUTY}$         | Input clock duty cycle                                                                            | 40  | —   | 60        | %        |
| $f_{EINDUTY}$        | External feedback clock input duty cycle                                                          | 40  | —   | 60        | %        |
| $t_{INCCJ}$ (3), (4) | Input clock cycle-to-cycle jitter (Frequency $\geq 100$ MHz)                                      | —   | —   | 0.15      | UI (p-p) |
|                      | Input clock cycle-to-cycle jitter (Frequency $\leq 100$ MHz)                                      | —   | —   | $\pm 750$ | ps (p-p) |

## DSP Block Specifications

Table 1-46 lists the DSP block performance specifications for Arria II GX devices.

**Table 1-46. DSP Block Performance Specifications for Arria II GX Devices (Note 1)**

| Mode                                             | Resources Used        | Performance |     |       |     | Unit |
|--------------------------------------------------|-----------------------|-------------|-----|-------|-----|------|
|                                                  | Number of Multipliers | C4          | I3  | C5,I5 | C6  |      |
| 9 × 9-bit multiplier                             | 1                     | 380         | 310 | 300   | 250 | MHz  |
| 12 × 12-bit multiplier                           | 1                     | 380         | 310 | 300   | 250 | MHz  |
| 18 × 18-bit multiplier                           | 1                     | 380         | 310 | 300   | 250 | MHz  |
| 36 × 36-bit multiplier                           | 1                     | 350         | 270 | 270   | 220 | MHz  |
| 18 × 36-bit high-precision multiplier adder mode | 1                     | 350         | 270 | 270   | 220 | MHz  |
| 18 × 18-bit multiply accumulator                 | 4                     | 380         | 310 | 300   | 250 | MHz  |
| 18 × 18-bit multiply adder                       | 4                     | 380         | 310 | 300   | 250 | MHz  |
| 18 × 18-bit multiply adder-signed full precision | 2                     | 380         | 310 | 300   | 250 | MHz  |
| 18 × 18-bit multiply adder with loopback (2)     | 2                     | 275         | 220 | 220   | 180 | MHz  |
| 36-bit shift (32-bit data)                       | 1                     | 350         | 270 | 270   | 220 | MHz  |
| Double mode                                      | 1                     | 350         | 270 | 270   | 220 | MHz  |

**Notes to Table 1-46:**

- (1) Maximum is for a fully-pipelined block with **Round** and **Saturation** disabled.
- (2) Maximum is for loopback input registers disabled, **Round** and **Saturation** disabled, pipeline and output registers enabled.

Table 1-47 lists the DSP block performance specifications for Arria II GZ devices.

**Table 1-47. DSP Block Performance Specifications for Arria II GZ Devices (Note 1) (Part 1 of 2)**

| Mode                                             | Resources Used        | Performance |     | Unit |
|--------------------------------------------------|-----------------------|-------------|-----|------|
|                                                  | Number of Multipliers | -3          | -4  |      |
| 9 × 9-bit multiplier                             | 1                     | 460         | 400 | MHz  |
| 12 × 12-bit multiplier                           | 1                     | 500         | 440 | MHz  |
| 18 × 18-bit multiplier                           | 1                     | 550         | 480 | MHz  |
| 36 × 36-bit multiplier                           | 1                     | 440         | 380 | MHz  |
| 18 × 18-bit multiply accumulator                 | 4                     | 440         | 380 | MHz  |
| 18 × 18-bit multiply adder                       | 4                     | 470         | 410 | MHz  |
| 18 × 18-bit multiply adder-signed full precision | 2                     | 450         | 390 | MHz  |
| 18 × 18-bit multiply adder with loopback (2)     | 2                     | 350         | 310 | MHz  |
| 36-bit shift (32-bit data)                       | 1                     | 440         | 380 | MHz  |

**Table 1–53. High-Speed I/O Specifications for Arria II GX Devices (Part 4 of 4)**

| Symbol                        | Conditions                                      | I3  |            | C4  |            | C5,I5 |            | C6  |            | Unit |
|-------------------------------|-------------------------------------------------|-----|------------|-----|------------|-------|------------|-----|------------|------|
|                               |                                                 | Min | Max        | Min | Max        | Min   | Max        | Min | Max        |      |
| $f_{\text{HSDR}}$ (data rate) | SERDES factor<br>J = 3 to 10                    | (3) | 945<br>(7) | (3) | 945<br>(7) | (3)   | 740<br>(7) | (3) | 640<br>(7) | Mbps |
|                               | SERDES factor<br>J = 2 (using<br>DDR registers) | (3) | (7)        | (3) | (7)        | (3)   | (7)        | (3) | (7)        | Mbps |
|                               | SERDES factor<br>J = 1 (using<br>SDR registers) | (3) | (7)        | (3) | (7)        | (3)   | (7)        | (3) | (7)        | Mbps |
| Soft-CDR PPM<br>tolerance     | Soft-CDR<br>mode                                | —   | 300        | —   | 300        | —     | 300        | —   | 300        | ±PPM |
| DPA run length                | DPA mode                                        | —   | 10,000     | —   | 10,000     | —     | 10,000     | —   | 10,000     | UI   |
| Sampling<br>window (SW)       | Non-DPA mode<br>(5)                             | —   | 300        | —   | 300        | —     | 350        | —   | 400        | ps   |

**Notes to Table 1–53:**

- (1)  $f_{\text{HCLK\_IN}} = f_{\text{HSDR}} / W$ . Use W to determine the supported selection of input reference clock frequencies for the desired data rate.
- (2) Applicable for interfacing with DPA receivers only. For interfacing with non-DPA receivers, you must calculate the leftover timing margin in the receiver by performing link timing closure analysis. For Arria II GX transmitter to Arria II GX non-DPA receiver, the maximum supported data rate is 945 Mbps. For data rates above 840 Mbps, perform PCB trace compensation by adjusting the PCB trace length for LVDS channels to improve channel-to-channel skews.
- (3) The minimum and maximum specification depends on the clock source (for example, PLL and clock pin) and the clock routing resource you use (global, regional, or local). The I/O differential buffer and input register do not have a minimum toggle rate.
- (4) The specification is only applicable under the influence of core noise.
- (5) Applicable for true LVDS using dedicated SERDES only.
- (6) Dedicated SERDES and DPA features are only available on the right banks.
- (7) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and the receiver sampling margin to determine the leftover timing margin.

Table 1–54 lists the high-speed I/O timing for Arria II GZ devices.

**Table 1–54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 1 of 3)**

| Symbol                                                                       | Conditions                            | C3, I3 |     |     | C4, I4 |     |     | Unit |
|------------------------------------------------------------------------------|---------------------------------------|--------|-----|-----|--------|-----|-----|------|
|                                                                              |                                       | Min    | Typ | Max | Min    | Typ | Max |      |
| Clock                                                                        |                                       |        |     |     |        |     |     |      |
| f <sub>HCLK_in</sub> (input clock frequency) true differential I/O standards | Clock boost factor<br>W = 1 to 40 (3) | 5      | —   | 717 | 5      | —   | 717 | MHz  |
| f <sub>HCLK_in</sub> (input clock frequency) single ended I/O standards (9)  | Clock boost factor<br>W = 1 to 40 (3) | 5      | —   | 717 | 5      | —   | 717 | MHz  |
| f <sub>HCLK_in</sub> (input clock frequency) single ended I/O standards (10) | Clock boost factor<br>W = 1 to 40 (3) | 5      | —   | 420 | 5      | —   | 420 | MHz  |

**Table 1-54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 2 of 3)**

| Symbol                                                                                                  | Conditions                                                                       | C3, I3 |     |         | C4, I4 |     |         | Unit |
|---------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------|--------|-----|---------|--------|-----|---------|------|
|                                                                                                         |                                                                                  | Min    | Typ | Max     | Min    | Typ | Max     |      |
| $f_{\text{HCLK\_OUT}}$ (output clock frequency)                                                         | —                                                                                | 5      | —   | 717 (7) | 5      | —   | 717 (7) | MHz  |
| <b>Transmitter</b>                                                                                      |                                                                                  |        |     |         |        |     |         |      |
| $f_{\text{HSDR}}$ (true LVDS output data rate)                                                          | SERDES factor, J = 3 to 10 (using dedicated SERDES) (8)                          | (4)    | —   | 1250    | (4)    | —   | 1250    | Mbps |
|                                                                                                         | SERDES factor J = 2, (using DDR registers)                                       | (4)    | —   | (5)     | (4)    | —   | (5)     | Mbps |
|                                                                                                         | SERDES factor J = 1, (uses an SDR register)                                      | (4)    | —   | (5)     | (4)    | —   | (5)     | Mbps |
| $f_{\text{HSDR}}$ (emulated LVDS_E_3R output data rate) (5)                                             | SERDES factor J = 4 to 10                                                        | (4)    | —   | 1152    | (4)    | —   | 800     | Mbps |
| $f_{\text{HSDR}}$ (emulated LVDS_E_1R output data rate)                                                 |                                                                                  | (4)    | —   | 200     | (4)    | —   | 200     | Mbps |
| $t_{\text{x Jitter}}$                                                                                   | Total jitter for data rate, 600 Mbps to 1.6 Gbps                                 | —      | —   | 160     | —      | —   | 160     | ps   |
|                                                                                                         | Total jitter for data rate, < 600 Mbps                                           | —      | —   | 0.1     | —      | —   | 0.1     | UI   |
| $t_{\text{x Jitter}}$ - emulated differential I/O standards with three external output resistor network | Total jitter for data rate, 600 Mbps to 1.25 Gbps                                | —      | —   | 300     | —      | —   | 325     | ps   |
|                                                                                                         | Total jitter for data rate < 600 Mbps                                            | —      | —   | 0.2     | —      | —   | 0.25    | UI   |
| $t_{\text{x Jitter}}$ - emulated differential I/O standards with one external output resistor network   | —                                                                                | —      | —   | 0.15    | —      | —   | 0.15    | UI   |
| $t_{\text{DUTY}}$                                                                                       | TX output clock duty cycle for both True and emulated differential I/O standards | 45     | 50  | 55      | 45     | 50  | 55      | %    |

Table 1–60 lists the DQS phase shift error for Arria II GX devices.

**Table 1–60. DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{DQS\_PSERR}$ ) for Arria II GX Devices (Note 1)**

| Number of DQS Delay Buffer | C4  | I3, C5, I5 | C6  | Unit |
|----------------------------|-----|------------|-----|------|
| 1                          | 26  | 30         | 36  | ps   |
| 2                          | 52  | 60         | 72  | ps   |
| 3                          | 78  | 90         | 108 | ps   |
| 4                          | 104 | 120        | 144 | ps   |

**Note to Table 1–60:**

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a C4 speed grade is  $\pm 78$  ps or  $\pm 39$  ps.

Table 1–61 lists the DQS phase shift error for Arria II GZ devices.

**Table 1–61. DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{DQS\_PSERR}$ ) for Arria II GZ Devices (Note 1)**

| Number of DQS Delay Buffer | –3  | –4  | Unit |
|----------------------------|-----|-----|------|
| 1                          | 28  | 30  | ps   |
| 2                          | 56  | 60  | ps   |
| 3                          | 84  | 90  | ps   |
| 4                          | 112 | 120 | ps   |

**Note to Table 1–61:**

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a 3 speed grade is  $\pm 84$  ps or  $\pm 42$  ps.

Table 1–62 lists the memory output clock jitter specifications for Arria II GX devices.

**Table 1–62. Memory Output Clock Jitter Specification for Arria II GX Devices (Note 1), (2), (3)**

| Parameter                    | Clock Network | Symbol          | –4   |     | –5   |     | –6   |     | Unit |
|------------------------------|---------------|-----------------|------|-----|------|-----|------|-----|------|
|                              |               |                 | Min  | Max | Min  | Max | Min  | Max |      |
| Clock period jitter          | Global        | $t_{JIT(per)}$  | -100 | 100 | -125 | 125 | -125 | 125 | ps   |
| Cycle-to-cycle period jitter | Global        | $t_{JIT(cc)}$   | -200 | 200 | -250 | 250 | -250 | 250 | ps   |
| Duty cycle jitter            | Global        | $t_{JIT(duty)}$ | -100 | 100 | -125 | 125 | -125 | 125 | ps   |

**Notes to Table 1–62:**

- (1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.
- (2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock network.
- (3) The memory output clock jitter stated in Table 1–62 is applicable when an input jitter of 30 ps is applied.

Table 1-63 lists the memory output clock jitter specifications for Arria II GZ devices.

**Table 1-63. Memory Output Clock Jitter Specification for Arria II GZ Devices (Note 1), (2), (3)**

| Parameter                    | Clock Network | Symbol          | -3    |      | -4    |      | Unit |
|------------------------------|---------------|-----------------|-------|------|-------|------|------|
|                              |               |                 | Min   | Max  | Min   | Max  |      |
| Clock period jitter          | Regional      | $t_{JIT(per)}$  | -55   | 55   | -55   | 55   | ps   |
| Cycle-to-cycle period jitter | Regional      | $t_{JIT(cc)}$   | -110  | 110  | -110  | 110  | ps   |
| Duty cycle jitter            | Regional      | $t_{JIT(duty)}$ | -82.5 | 82.5 | -82.5 | 82.5 | ps   |
| Clock period jitter          | Global        | $t_{JIT(per)}$  | -82.5 | 82.5 | -82.5 | 82.5 | ps   |
| Cycle-to-cycle period jitter | Global        | $t_{JIT(cc)}$   | -165  | 165  | -165  | 165  | ps   |
| Duty cycle jitter            | Global        | $t_{JIT(duty)}$ | -90   | 90   | -90   | 90   | ps   |

**Notes to Table 1-63:**

- (1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.
- (2) The clock jitter specification applies to memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a regional or global clock network as specified. Altera recommends using regional clock networks whenever possible.
- (3) The memory output clock jitter stated in Table 1-63 is applicable when an input jitter of 30 ps is applied.

## Duty Cycle Distortion (DCD) Specifications

Table 1-64 lists the worst-case DCD specifications for Arria II GX devices.

**Table 1-64. Duty Cycle Distortion on I/O Pins for Arria II GX Devices (Note 1)**

| Symbol            | C4  |     | I3, C5, I5 |     | C6  |     | Unit |
|-------------------|-----|-----|------------|-----|-----|-----|------|
|                   | Min | Max | Min        | Max | Min | Max |      |
| Output Duty Cycle | 45  | 55  | 45         | 55  | 45  | 55  | %    |

**Note to Table 1-64:**

- (1) The DCD specification applies to clock outputs from the PLL, global clock tree, IOE driving dedicated, and general purpose I/O pins.

Table 1-65 lists the worst-case DCD specifications for Arria II GZ devices.

**Table 1-65. Duty Cycle Distortion on I/O Pins for Arria II GZ Devices (Note 1)**

| Symbol            | C3, I3 |     | C4, I4 |     | Unit |
|-------------------|--------|-----|--------|-----|------|
|                   | Min    | Max | Min    | Max |      |
| Output Duty Cycle | 45     | 55  | 45     | 55  | %    |

**Note to Table 1-65:**

- (1) The DCD specification applies to clock outputs from the PLL, global clock tree, IOE driving dedicated, and general purpose I/O pins.

## I/O Timing

Altera offers two ways to determine I/O timing:

- Using the Microsoft Excel-based I/O Timing.
- Using the Quartus II Timing Analyzer.

The Microsoft Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.






The Microsoft Excel-based I/O Timing spreadsheet is downloadable from the [Literature: Arria II Devices](#) web page.

# Glossary

Table 1-68 lists the glossary for this chapter.

Table 1-68. Glossary (Part 1 of 4)

| Letter              | Subject                    | Definitions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|---------------------|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A,<br>B,<br>C,<br>D | Differential I/O Standards | <p><i>Receiver Input Waveforms</i></p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{IH}</math></p> <p>Negative Channel (n) = <math>V_{IL}</math></p> <p>Ground</p> <p><b>Differential Waveform</b></p>  <p><i>Transmitter Output Waveforms</i></p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{OH}</math></p> <p>Negative Channel (n) = <math>V_{OL}</math></p> <p>Ground</p> <p><b>Differential Waveform</b></p>  |
|                     |                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|                     |                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|                     |                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| E,<br>F             | $f_{HSCLK}$                | Left/Right PLL input clock frequency.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|                     | $f_{HSDR}$                 | High-speed I/O block: Maximum/minimum LVDS data transfer rate ( $f_{HSDR} = 1/TUI$ ), non-DPA.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|                     | $f_{HSRDPA}$               | High-speed I/O block: Maximum/minimum LVDS data transfer rate ( $f_{HSRDPA} = 1/TUI$ ), DPA.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |