



Welcome to **E-XFL.COM** 

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | 8051  |
| Core Size                  | 8-Bit   |
| Speed                      | 18MHz   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, LCD, LED, POR, PWM, WDT                           |
| Number of I/O              | 23  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 256 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.4V ~ 3.6V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-LQFP   |
| Supplier Device Package    | 64-LQFP (14x14)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc9401fbd-551 |

# 3. Ordering information


**Table 1: Ordering information** 

| Type number   | Package |  |          |  |  |  |  |  |
|---------------|---------|--|----------|--|--|--|--|--|
|               | Name    | Description  | Version  |  |  |  |  |  |
| P89LPC9401FBD | LQFP64  | plastic low profile quad flat package; 64 leads; body $14 \times 14 \times 1.4$ mm | SOT791-1 |  |  |  |  |  |

# 3.1 Ordering options

Table 2: Part options


| Type number   | Flash memory | Temperature range | Frequency       |
|---------------|--------------|-------------------|-----------------|
| P89LPC9401FBD | 8 kB         | –40 °C to +85 °C  | 0 MHz to 18 MHz |



**Preliminary data sheet** 

# 6. Pinning information

# 6.1 Pinning



# 6.2 Pin description

Table 3: Pin description

| Symbol           | Pin | Type | Description   |
|------------------|-----|------|---|
| P0.0 to P0.7 I/O |     | I/O  | Port 0: Port 0 is an 8-bit I/O port with a user-configurable output type. During reset Port 0 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to Section 7.13.1 "Port configurations" and Table 11 "Static electrical characteristics" for details. The Keypad Interrupt feature operates with Port 0 pins. All pins have Schmitt trigger inputs. |
|                  |     |      | Port 0 also provides various special functions as described below:  |
| P0.0/CMP2/       | 8   | I/O  | P0.0 — Port 0 bit 0.  |
| KBI0             |     | 0    | CMP2 — Comparator 2 output.   |
|                  |     | I    | KBI0 — Keyboard input 0.  |

P89LPC9401\_1

© Koninklijke Philips Electronics N.V. 2005. All rights reserved.

# 7.7 CPU Clock (CCLK) wake-up delay

The P89LPC9401 has an internal wake-up timer that delays the clock until it stabilizes depending on the clock source used. If the clock source is any of the three crystal selections (low, medium and high frequencies) the delay is 992 OSCCLK cycles plus 60  $\mu$ s to 100  $\mu$ s. If the clock source is either the internal RC oscillator, watchdog oscillator, or external clock, the delay is 224 OSCCLK cycles plus 60  $\mu$ s to 100  $\mu$ s.

# 7.8 CCLK modification: DIVM register

The OSCCLK frequency can be divided down up to 510 times by configuring a dividing register, DIVM, to generate CCLK. This feature makes it possible to temporarily run the CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can retain the ability to respond to events that would not exit Idle mode by executing its normal program at a lower rate. This can also allow bypassing the oscillator start-up time in cases where Power-down mode would otherwise be used. The value of DIVM may be changed by the program at any time without interrupting code execution.

# 7.9 Low power select

The P89LPC9401 is designed to run at 12 MHz (CCLK) maximum. However, if CCLK is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to logic 1 to lower the power consumption further. On any reset, CLKLP is logic 0 allowing highest performance access. This bit can then be set in software if CCLK is running at 8 MHz or slower.

# 7.10 Memory organization

The various P89LPC9401 memory spaces are as follows:

#### DATA

128 bytes of internal data memory space (00H:7FH) accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.

## IDATA

Indirect Data. 256 bytes of internal data memory space (00H:FFH) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the DATA area and the 128 bytes immediately above it.

#### • SFR

Special Function Registers. Selected CPU registers and peripheral control and status registers, accessible only via direct addressing.

#### • CODE

64 kB of Code memory space, accessed as part of program execution and via the MOVC instruction. The P89LPC9401 has 8 kB of on-chip Code memory.

## 7.11 Data RAM arrangement

The 768 bytes of on-chip RAM are organized as shown in Table 5.

Table 5: On-chip data memory usages

| Туре  | Data RAM   | Size (bytes) |
|-------|--|--------------|
| DATA  | Memory that can be addressed directly and indirectly | 128          |
| IDATA | Memory that can be addressed indirectly              | 256          |

# 7.12 Interrupts

The P89LPC9401 uses a four priority level interrupt structure. This allows great flexibility in controlling the handling of the many interrupt sources. The P89LPC9401 supports 13 interrupt sources: external interrupts 0 and 1, timers 0 and 1, serial port TX, serial port RX, combined serial port RX/TX, brownout detect, watchdog/RTC, I<sup>2</sup>C-bus, keyboard, comparators 1 and 2, and SPI.

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable registers IEN0 or IEN1. The IEN0 register also contains a global disable bit, EA, which disables all interrupts.

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the interrupt priority registers IP0, IP0H, IP1, and IP1H. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. If two requests of different priority levels are pending at the start of an instruction, the request of higher priority level is serviced.

If requests of the same priority level are pending at the start of an instruction, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve pending requests of the same priority level.


## 7.12.1 External interrupt inputs

The P89LPC9401 has two external interrupt inputs as well as the Keypad Interrupt function. The two interrupt inputs are identical to those present on the standard 80C51 microcontrollers.

These external interrupts can be programmed to be level-triggered or edge-triggered by setting or clearing bit IT1 or IT0 in Register TCON.

In edge-triggered mode, if successive samples of the  $\overline{\text{INTn}}$  pin show a HIGH in one cycle and a LOW in the next cycle, the interrupt request flag IEn in TCON is set, causing an interrupt request.

If an external interrupt is enabled when the P89LPC9401 is put into Power-down or Idle mode, the interrupt will cause the processor to wake-up and resume operation. Refer to Section 7.15 "Power reduction modes" for details.



# 7.13 I/O ports

The P89LPC9401 has four I/O ports: Port 0 and Port 1 are 8-bit ports. Port 2 is a 5-bit port. Port 3 is a 2-bit port. The exact number of I/O pins available depends upon the clock and reset options chosen, as shown in Table 6.

Table 6: Number of I/O pins available

| The state of the s |  |   |  |  |  |  |  |
|--|--|---|--|--|--|--|--|
| Clock source   | Reset option                               | Number of I/O pins<br>(not including LCD<br>pins) |  |  |  |  |  |
| On-chip oscillator or watchdog oscillator  | No external reset (except during power-up) | 23  |  |  |  |  |  |
|  | External RST pin supported                 | 22  |  |  |  |  |  |
| External clock input   | No external reset (except during power-up) | 22  |  |  |  |  |  |
|  | External RST pin supported [1]             | 21  |  |  |  |  |  |
| Low/medium/high speed oscillator   | No external reset (except during power-up) | 21  |  |  |  |  |  |
| (external crystal or resonator)  | External RST pin supported 11              | 20  |  |  |  |  |  |

<sup>[1]</sup> Required for operation above 12 MHz.

# 7.13.1 Port configurations

All but three I/O port pins on the P89LPC9401 may be configured by software to one of four types on a bit-by-bit basis. These are: quasi-bidirectional (standard 80C51 port outputs), push-pull, open drain, and input-only. Two configuration registers for each port select the output type for each port pin.

P89LPC9401\_1

© Koninklijke Philips Electronics N.V. 2005. All rights reserved.

For every reset source, there is a flag in the Reset Register, RSTSRC. The user can read this register to determine the most recent reset source. These flag bits can be cleared in software by writing a logic 0 to the corresponding bit. More than one flag bit may be set:

- During a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- For any other reset, previously set flag bits that have not been cleared will remain set.

#### 7.16.1 Reset vector

Following reset, the P89LPC9401 will fetch instructions from either address 0000H or the Boot address. The Boot address is formed by using the Boot Vector as the high byte of the address and the low byte of the address = 00H.

The Boot address will be used if a UART break reset occurs, or the non-volatile Boot Status bit (BOOTSTAT.0) = 1, or the device is forced into ISP mode during power-on (see *P89LPC9401 User manual*). Otherwise, instructions will be fetched from address 0000H.

#### 7.17 Timers/counters 0 and 1

The P89LPC9401 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counter. An option to automatically toggle the T0 and/or T1 pins upon timer overflow has been added.

In the 'Timer' function, the register is incremented every machine cycle.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once during every machine cycle.

Timer 0 and Timer 1 have five operating modes (modes 0, 1, 2, 3 and 6). Modes 0, 1, 2 and 6 are the same for both Timers/Counters. Mode 3 is different.

## 7.17.1 Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. In this mode, the Timer register is configured as a 13-bit register. Mode 0 operation is the same for Timer 0 and Timer 1.

#### 7.17.2 Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register are used.

#### 7.17.3 Mode 2

Mode 2 configures the Timer register as an 8-bit Counter with automatic reload. Mode 2 operation is the same for Timer 0 and Timer 1.

### 7.17.4 Mode 3

When Timer 1 is in Mode 3 it is stopped. Timer 0 in Mode 3 forms two separate 8-bit counters and is provided for applications that require an extra 8-bit timer. When Timer 1 is in Mode 3 it can still be used by the serial port as a baud rate generator.

25 of 59

#### 7.17.5 Mode 6

In this mode, the corresponding timer can be changed to a PWM with a full period of 256 timer clocks.

## 7.17.6 Timer overflow toggle output

Timers 0 and 1 can be configured to automatically toggle a port output whenever a timer overflow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. The port outputs will be a logic 1 prior to the first timer overflow when this mode is turned on.

## 7.18 RTC/system timer

The P89LPC9401 has a simple RTC that allows a user to continue running an accurate timer while the rest of the device is powered-down. The RTC can be a wake-up or an interrupt source. The RTC is a 23-bit down counter comprised of a 7-bit prescaler and a 16-bit loadable down counter. When it reaches all logic 0s, the counter will be reloaded again and the RTCF flag will be set. The clock source for this counter can be either the CCLK or the XTAL oscillator, provided that the XTAL oscillator is not being used as the CPU clock. If the XTAL oscillator is used as the CPU clock, then the RTC will use CCLK as its clock source. Only power-on reset will reset the RTC and its associated SFRs to the default state.

## 7.19 **UART**

The P89LPC9401 has an enhanced UART that is compatible with the conventional 80C51 UART except that Timer 2 overflow cannot be used as a baud rate source. The P89LPC9401 does include an independent Baud Rate Generator. The baud rate can be selected from the oscillator (divided by a constant), Timer 1 overflow, or the independent Baud Rate Generator. In addition to the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection, automatic address recognition, selectable double buffering and several interrupt options. The UART can be operated in four modes: shift register, 8-bit UART, 9-bit UART, and CPU clock/32 or CPU clock/16.

#### 7.19.1 Mode 0

Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted or received, LSB first. The baud rate is fixed at  $^{1}\!\!/_{16}$  of the CPU clock frequency.

#### 7.19.2 Mode 1

10 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), and a stop bit (logic 1). When data is received, the stop bit is stored in RB8 in Special Function Register SCON. The baud rate is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (described in <a href="Section 7.19.5">Section 7.19.5</a> "Baud rate generator and selection").

### 7.19.3 Mode 2

11 bits are transmitted (through TXD) or received (through RXD): start bit (logic 0), 8 data bits (LSB first), a programmable 9<sup>th</sup> data bit, and a stop bit (logic 1). When data is transmitted, the 9<sup>th</sup> data bit (TB8 in SCON) can be assigned the value of logic 0 or logic 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is

received, the 9<sup>th</sup> data bit goes into RB8 in Special Function Register SCON, while the stop bit is not saved. The baud rate is programmable to either  $\frac{1}{16}$  or  $\frac{1}{32}$  of the CPU clock frequency, as determined by the SMOD1 bit in PCON.


#### 7.19.4 Mode 3

11 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), a programmable 9<sup>th</sup> data bit, and a stop bit (logic 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (described in Section 7.19.5 "Baud rate generator and selection").

## 7.19.5 Baud rate generator and selection

The P89LPC9401 enhanced UART has an independent Baud Rate Generator. The baud rate is determined by a baud rate preprogrammed into the BRGR1 and BRGR0 SFRs which together form a 16-bit baud rate divisor value that works in a similar manner as Timer 1 but is much more accurate. If the baud rate generator is used, Timer 1 can be used for other timing functions.

The UART can use either Timer 1 or the baud rate generator output (see <u>Figure 8</u>). Note that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is cleared. The independent Baud Rate Generator uses OSCCLK.



## 7.19.6 Framing error


Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6) is logic 1, framing errors can be made available in SCON.7 respectively. If SMOD0 is logic 0, SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON.7:6) are set up when SMOD0 is logic 0.

### 7.19.7 Break detect


Break detect is reported in the status register (SSTAT). A break is detected when 11 consecutive bits are sensed LOW. The break detect can be used to reset the device and force the device into ISP mode.


#### 7.19.8 Double buffering

The UART has a transmit double buffer that allows buffering of the next character to be written to SBUF while the first character is being transmitted. Double buffering allows transmission of a string of characters with only one stop bit between any two characters, as long as the next character is written between the start bit and the stop bit of the previous character.



# 7.21.1 Typical SPI configurations






# 7.22 Analog comparators

Two analog comparators are provided on the P89LPC9401. Input and output options allow use of the comparators in a number of different configurations. Comparator operation is such that the output is a logic 1 (which may be read in a register and/or routed to a pin) when the positive input (one of two selectable pins) is greater than the negative input (selectable from a pin or an internal reference voltage). Otherwise the output is a zero. Each comparator may be configured to cause an interrupt when the output value changes.

The overall connections to both comparators are shown in <u>Figure 15</u>. The comparators function to  $V_{DD} = 2.4 \text{ V}$ .

When each comparator is first enabled, the comparator output and interrupt flag are not guaranteed to be stable for 10  $\mu s$ . The corresponding comparator interrupt should not be enabled during that time, and the comparator interrupt flag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service.



### 7.22.1 Internal reference voltage

An internal reference voltage generator may supply a default reference when a single comparator input pin is used. The value of the internal reference voltage, referred to as  $V_{ref(bg)}$ , is 1.23 V  $\pm$  10 %.

## 7.22.2 Comparator interrupt

Each comparator has an interrupt flag contained in its configuration register. This flag is set whenever the comparator output changes state. The flag may be polled by software or may be used to generate an interrupt. The two comparators use one common interrupt vector. If both comparators enable interrupts, after entering the interrupt service routine, the user needs to read the flags to determine which comparator caused the interrupt.

# 7.22.3 Comparators and power reduction modes

Either or both comparators may remain enabled when Power-down or Idle mode is activated, but both comparators are disabled automatically in Total Power-down mode.

P89LPC9401\_1

If a comparator interrupt is enabled (except in Total Power-down mode), a change of the comparator output state will generate an interrupt and wake-up the processor. If the comparator output to a pin is enabled, the pin should be configured in the push-pull mode in order to obtain fast switching times while in Power-down mode. The reason is that with the **oscillator** stopped, the temporary strong pull-up that normally occurs during switching on a quasi-bidirectional port pin does not take place.

Comparators consume power in Power-down and Idle modes, as well as in the normal operating mode. This fact should be taken into account when system power consumption is an issue. To minimize power consumption, the user can disable the comparators via PCONA.5, or put the device in Total Power-down mode.

# 7.23 Keypad interrupt

The Keypad Interrupt (KBI) function is intended primarily to allow a single interrupt to be generated when Port 0 is equal to or not equal to a certain pattern. This function can be used for bus address recognition or keypad recognition. The user can configure the port via SFRs for different tasks.

The Keypad Interrupt Mask Register (KBMASK) is used to define which input pins connected to Port 0 can trigger the interrupt. The Keypad Pattern Register (KBPATN) is used to define a pattern that is compared to the value of Port 0. The Keypad Interrupt Flag (KBIF) in the Keypad Interrupt Control Register (KBCON) is set when the condition is matched while the Keypad Interrupt function is active. An interrupt will be generated if enabled. The PATN\_SEL bit in the Keypad Interrupt Control Register (KBCON) is used to define equal or not-equal for the comparison.

In order to use the Keypad Interrupt as an original KBI function like in 87LPC76x series, the user needs to set KBPATN = 0FFH and PATN\_SEL = 1 (not equal), then any key connected to Port 0 which is enabled by the KBMASK register will cause the hardware to set KBIF and generate an interrupt if it has been enabled. The interrupt may be used to wake-up the CPU from Idle or Power-down modes. This feature is particularly useful in handheld, battery-powered systems that need to carefully manage power consumption yet also need to be convenient to use.

In order to set the flag and cause an interrupt, the pattern on Port 0 must be held longer than six CCLKs.

## 7.26.15 I<sup>2</sup>C-bus slave addresses

The  $I^2C$ -bus slave address is 0111 0000. The LCD controller is a write-only device and will not respond to a read access.

# 7.27 Flash program memory

## 7.27.1 General description

The P89LPC9401 flash memory provides in-circuit electrical erasure and programming. The flash can be erased, read, and written as bytes. The Sector and Page Erase functions can erase any flash sector (1 kB) or page (64 bytes). The Chip Erase operation will erase the entire program memory. ICP using standard commercial programmers is available. In addition, IAP and byte-erase allows code memory to be used for non-volatile data storage. On-chip erase and write timing generation contribute to a user-friendly programming interface. The P89LPC9401 flash reliably stores memory contents even after 100,000 erase and program cycles. The cell is designed to optimize the erase and programming mechanisms. The P89LPC9401 uses V<sub>DD</sub> as the supply voltage to perform the Program/Erase algorithms.

### **7.27.2 Features**

- Programming and erase over the full operating voltage range.
- Byte erase allows code memory to be used for data storage.
- Read/Programming/Erase using ISP/IAP/ICP.
- Internal fixed boot ROM, containing low-level IAP routines available to user code.
- Default loader providing ISP via the serial port, located in upper end of user program memory.
- Boot vector allows user-provided flash loader code to reside anywhere in the flash memory space, providing flexibility to the user.
- Any flash program or erase operation in 2 ms.
- Programming with industry-standard commercial programmers.
- Programmable security for the code in the flash for each sector.
- 100,000 typical erase/program cycles for each byte.
- 10 year minimum data retention.

## 7.27.3 Flash organization

The program memory consists of eight 1 kB sectors on the P89LPC9401 device. Each sector can be further divided into 64-byte pages. In addition to sector erase, page erase, and byte erase, a 64-byte page register is included which allows from 1 byte to 64 bytes of a given page to be programmed at the same time, substantially reducing overall programming time.

### 7.27.4 Using flash as data storage

The flash code memory array of this device supports individual byte erasing and programming. Any byte in the code memory array may be read using the MOVC instruction, provided that the sector containing the byte has not been secured (a MOVC instruction is not allowed to read code memory contents of a secured sector). Thus any byte in a non-secured sector may be used for non-volatile data storage.

## 7.27.5 Flash programming and erasing

Four different methods of erasing or programming of the flash are available. The flash may be programmed or erased in the end-user application (IAP) under control of the application's firmware. Another option is to use the ICP mechanism. This ICP system provides for programming through a serial clock - serial data interface. As shipped from the factory, the upper 512 bytes of user code space contains a serial ISP routine allowing for the device to be programmed in circuit through the serial port. The flash may also be programmed or erased using a commercially available EPROM programmer which supports this device. This device does not provide for direct verification of code memory contents. Instead, this device provides a 32-bit CRC result on either a sector or the entire user code space.

## 7.27.6 In-circuit programming

ICP is performed without removing the microcontroller from the system. The ICP facility consists of internal hardware resources to facilitate remote programming of the P89LPC9401 through a two-wire serial interface. The Philips ICP facility has made ICP in an embedded application—using commercially available programmers—possible with a minimum of additional expense in components and circuit board area. The ICP function uses five pins. Only a small connector needs to be available to interface your application to a commercial programmer in order to use this feature. Additional details may be found in the *P89LPC9401 User manual*.

## 7.27.7 In-application programming

IAP is performed in the application under the control of the microcontroller's firmware. The IAP facility consists of internal hardware resources to facilitate programming and erasing. The Philips IAP has made IAP in an embedded application possible without additional components. Two methods are available to accomplish IAP. A set of predefined IAP functions are provided in a Boot ROM and can be called through a common interface, PGM\_MTP. Several IAP calls are available for use by an application program to permit selective erasing and programming of flash sectors, pages, security bits, configuration bytes, and device ID. These functions are selected by setting up the microcontroller's registers before making a call to PGM\_MTP at FF03H. The Boot ROM occupies the program memory space at the top of the address space from FF00 to FEFFH, thereby not conflicting with the user program memory space.

In addition, IAP operations can be accomplished through the use of four SFRs consisting of a control/status register, a data register, and two address registers. Additional details may be found in the *P89LPC9401 User manual*.

### 7.27.8 In-system programming

ISP is performed without removing the microcontroller from the system. The ISP facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the P89LPC9401 through the serial port. This firmware is provided by Philips and embedded within each P89LPC9401 device. The Philips ISP facility has made ISP in an embedded application possible with a minimum of additional expense in components and circuit board area. The ISP function uses five pins (V<sub>DD</sub>, V<sub>SS</sub>, TXD, RXD, and RST). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature.


# 9. Static characteristics


Table 11: Static electrical characteristics

 $V_{DD}$  = 2.4 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \,^{\circ}C$  to +85  $^{\circ}C$  for industrial applications, unless otherwise specified.

| Symbol                  | Parameter  | Conditions   |            | Min                   | Typ [1]               | Max         | Unit  |
|-------------------------|--|--|------------|-----------------------|-----------------------|-------------|-------|
| I <sub>DD(oper)</sub>   | operating supply current   | $V_{DD} = 3.6 \text{ V}; f_{osc} = 12 \text{ MHz}$   | [2]        | -                     | 11                    | 15          | mA    |
|                         |  | $V_{DD} = 3.6 \text{ V}; f_{osc} = 18 \text{ MHz}$   | [2]        | -                     | 17                    | 23          | mA    |
| I <sub>DD(idle)</sub>   | Idle mode supply current   | $V_{DD} = 3.6 \text{ V}; f_{osc} = 12 \text{ MHz}$   | [2]        | -                     | 3.7                   | 5           | mA    |
|                         |  | $V_{DD} = 3.6 \text{ V}; f_{osc} = 18 \text{ MHz}$   | [2]        | -                     | 6                     | 8           | mA    |
| I <sub>DD(pd)</sub>     | Power-down mode supply current                                   | V <sub>DD</sub> = 3.6 V; voltage<br>comparators powered<br>down                                      | [2]        | -                     | 60                    | 85          | μΑ    |
| I <sub>DD(tpd)</sub>    | total Power-down mode supply current                             | V <sub>DD</sub> = 3.6 V  | [3]        | -                     | 9                     | 25          | μΑ    |
| (dV/dt) <sub>r</sub>    | rise rate  | of V <sub>DD</sub>   |            | -                     | -                     | 2           | mV/μs |
| (dV/dt) <sub>f</sub>    | fall rate  | of V <sub>DD</sub>   |            | -                     | -                     | 50          | mV/μs |
| $V_{DDR}$               | data retention voltage   |  |            | 1.5                   | -                     | -           | V     |
| $V_{th(HL)}$            | HIGH-LOW threshold voltage                                       | except SCL, SDA  |            | 0.22V <sub>DD</sub>   | $0.4V_{DD}$           | -           | V     |
| V <sub>IL</sub>         | LOW-state input voltage  | SCL, SDA only  |            | -0.5                  | -                     | $0.3V_{DD}$ | V     |
| $V_{th(LH)}$            | LOW-HIGH threshold voltage                                       | except SCL, SDA  |            | -                     | 0.6V <sub>DD</sub>    | $0.7V_{DD}$ | V     |
| V <sub>IH</sub>         | HIGH-state input voltage   | SCL, SDA only  |            | 0.7V <sub>DD</sub>    | -                     | 5.5         | V     |
| V <sub>hys</sub>        | hysteresis voltage   | port 1   |            | -                     | 0.2V <sub>DD</sub>    | -           | V     |
| V <sub>OL</sub>         | LOW-state output voltage   | $I_{OL}$ = 20 mA;<br>$V_{DD}$ = 2.4 V to 3.6 V,<br>all ports, all modes except<br>high-Z             | [4]        | -                     | 0.6                   | 1.0         | V     |
|                         |  | I <sub>OL</sub> = 3.2 mA; V <sub>DD</sub> = 2.4 V<br>to 3.6 V; all ports; all<br>modes except high-Z | <u>[4]</u> | -                     | 0.2                   | 0.3         | V     |
| V <sub>OH</sub>         | HIGH-state output voltage  | $I_{OH}$ = -20 $\mu$ A;<br>$V_{DD}$ = 2.4 V to 3.6 V;<br>all ports;<br>quasi-bidirectional mode      |            | V <sub>DD</sub> – 0.3 | V <sub>DD</sub> – 0.2 | -           | V     |
|                         |  | $I_{OH} = -3.2$ mA;<br>$V_{DD} = 2.4$ V to 3.6 V;<br>all ports; push-pull mode                       |            | V <sub>DD</sub> - 0.7 | V <sub>DD</sub> - 0.4 | -           | V     |
| $V_{xtal}$              | crystal voltage  | with respect to V <sub>SS</sub>  |            | -0.5                  | -                     | +4.0        | V     |
| V <sub>n</sub>          | voltage on any other pin (except XTAL1, XTAL2, V <sub>DD</sub> ) | with respect to V <sub>SS</sub>  |            | -0.5                  | -                     | +5.5        | V     |
| C <sub>iss</sub>        | input capacitance  |  | [5]        | -                     | -                     | 15          | pF    |
| I <sub>IL</sub>         | LOW-state input current  | V <sub>I</sub> = 0.4 V   | [6]        | -                     | -                     | -80         | μΑ    |
| I <sub>LI</sub>         | input leakage current  | $V_I = V_{IL}$ , $V_{IH}$ or $V_{th(HL)}$  | [7]        | -                     | -                     | ±10         | μΑ    |
| I <sub>THL</sub>        | HIGH-LOW transition current (all ports)                          | $V_I = 1.5 \text{ V at } V_{DD} = 3.6 \text{ V}$   | [8]        | -30                   | -                     | -450        | μΑ    |
| R <sub>RST_N(int)</sub> | internal pull-up resistance on pin RST_N                         | pin RST  |            | 10                    | -                     | 30          | kΩ    |






# 12. Package outline

LQFP64: plastic low profile quad flat package; 64 leads; body 14 x 14 x 1.4 mm

SOT791-1



| UNIT | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | bp           | С            | D <sup>(1)</sup> | E <sup>(1)</sup> | е   | H <sub>D</sub> | HE             | L | Lp           | v   | w   | у   | Z <sub>D</sub> <sup>(1)</sup> | Z <sub>E</sub> <sup>(1)</sup> | θ        |
|------|-----------|----------------|----------------|----------------|--------------|--------------|------------------|------------------|-----|----------------|----------------|---|--------------|-----|-----|-----|-------------------------------|-------------------------------|----------|
| mm   | 1.6       | 0.15<br>0.05   | 1.45<br>1.35   | 0.25           | 0.45<br>0.30 | 0.20<br>0.09 | 14.1<br>13.9     | 14.1<br>13.9     | 0.8 | 16.15<br>15.85 | 16.15<br>15.85 | 1 | 0.75<br>0.45 | 0.2 | 0.2 | 0.1 | 1.2<br>0.8                    | 1.2<br>0.8                    | 7°<br>0° |

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE  |        | REFER  | ENCES     | EUROPEAN ISSUE DATE |            |  |  |
|----------|--------|--------|-----------|---------------------|------------|--|--|
| VERSION  | IEC    | JEDEC  | JEITA     | PROJECTION          | ISSUE DATE |  |  |
| SOT791-1 | 136E18 | MS-026 | ED-7311EC |                     | 02-10-22   |  |  |

Fig 24. Package outline SOT791-1 (LQFP64)



# 13. Abbreviations

Table 16: Acronym list

| Acronym | Description                                 |
|---------|---|
| CPU     | Central Processing Unit                     |
| EPROM   | Erasable Programmable Read-Only Memory      |
| EMI     | Electro-Magnetic Interference               |
| LCD     | Liquid Crystal Display                      |
| LED     | Light Emitting Diode                        |
| PWM     | Pulse Width Modulator                       |
| RAM     | Random Access Memory                        |
| RC      | Resistance-Capacitance                      |
| SFR     | Special Function Register                   |
| SPI     | Serial Peripheral Interface                 |
| UART    | Universal Asynchronous Receiver/Transmitter |

## 15. Data sheet status

| Level | Data sheet status [1] | Product status [2] [3] | Definition   |
|-------|-----------------------|------------------------|--|
| I     | Objective data        | Development            | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.  |
| II    | Preliminary data      | Qualification          | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.             |
| III   | Product data          | Production             | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 16. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### 17. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 18. Trademarks

**Notice** — All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — wordmark and logo are trademarks of Koninklijke Philips Electronics N.V.

## 19. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com