



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                           |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                    |
| Core Processor             | PIC                                                                                                                                                                       |
| Core Size                  | 16-Bit                                                                                                                                                                    |
| Speed                      | 32MHz                                                                                                                                                                     |
| Connectivity               | I <sup>2</sup> C, PMP, SPI, UART/USART                                                                                                                                    |
| Peripherals                | Brown-out Detect/Reset, LVD, POR, PWM, WDT                                                                                                                                |
| Number of I/O              | 21                                                                                                                                                                        |
| Program Memory Size        | 16KB (5.5K x 24)                                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                                     |
| EEPROM Size                | -                                                                                                                                                                         |
| RAM Size                   | 4K x 8                                                                                                                                                                    |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V                                                                                                                                                                 |
| Data Converters            | A/D 10x10b                                                                                                                                                                |
| Oscillator Type            | Internal                                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                         |
| Mounting Type              | Surface Mount                                                                                                                                                             |
| Package / Case             | 28-SSOP (0.209", 5.30mm Width)                                                                                                                                            |
| Supplier Device Package    | 28-SSOP                                                                                                                                                                   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic24fj16ga002-i-ss">https://www.e-xfl.com/product-detail/microchip-technology/pic24fj16ga002-i-ss</a> |

# PIC24FJ64GA004 FAMILY

## 2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.

Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.


Typical low-cost, 10  $\mu$ F ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as  $\pm 10\%$  to  $\pm 20\%$  (X5R and X7R), or  $-20\%/+80\%$  (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex:  $\pm 15\%$  over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of  $+22\%/-82\%$ . Due to the extreme temperature tolerance, a 10  $\mu$ F nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

Typical DC bias voltage vs. capacitance graph for X7R type capacitors is shown in Figure 2-4.

**FIGURE 2-4: DC BIAS VOLTAGE vs. CAPACITANCE CHARACTERISTICS**



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 2.5V or 1.8V core voltage. Suggested capacitors are shown in Table 2-1.

## 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 $\Omega$ .

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high ( $V_{IH}$ ) and input low ( $V_{IL}$ ) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14  | Bit 13  | Bit 12  | Bit 11 | Bit 10  | Bit 9   | Bit 8   | Bit 7 | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   | All Resets |
|-----------|------|--------|---------|---------|---------|--------|---------|---------|---------|-------|---------|---------|---------|---------|---------|---------|---------|------------|
| INTCON1   | 0080 | NSTDIS | —       | —       | —       | —      | —       | —       | —       | —     | —       | —       | MATHERR | ADDRERR | STKERR  | OSCFail | —       | 0000       |
| INTCON2   | 0082 | ALTIVT | DISI    | —       | —       | —      | —       | —       | —       | —     | —       | —       | —       | —       | INT2EP  | INT1EP  | INT0EP  | 0000       |
| IFS0      | 0084 | —      | —       | AD1IF   | U1TXIF  | U1RXIF | SP11IF  | SPF1IF  | T3IF    | T2IF  | OC2IF   | IC2IF   | —       | T1IF    | OC1IF   | IC1IF   | INT0IF  | 0000       |
| IFS1      | 0086 | U2TXIF | U2RXIF  | INT2IF  | T5IF    | T4IF   | OC4IF   | OC3IF   | —       | —     | —       | —       | INT1IF  | CNIF    | CMIF    | MI2C1IF | SI2C1IF | 0000       |
| IFS2      | 0088 | —      | —       | PMPIF   | —       | —      | —       | OC5IF   | —       | IC5IF | IC4IF   | IC3IF   | —       | —       | —       | SPI2IF  | SPF2IF  | 0000       |
| IFS3      | 008A | —      | RTCIF   | —       | —       | —      | —       | —       | —       | —     | —       | —       | —       | —       | MI2C2IF | SI2C2IF | —       | 0000       |
| IFS4      | 008C | —      | —       | —       | —       | —      | —       | —       | LVDIF   | —     | —       | —       | —       | CRCIF   | U2ERIF  | U1ERIF  | —       | 0000       |
| IEC0      | 0094 | —      | —       | AD1IE   | U1TXIE  | U1RXIE | SP11IE  | SPF1IE  | T3IE    | T2IE  | OC2IE   | IC2IE   | —       | T1IE    | OC1IE   | IC1IE   | INT0IE  | 0000       |
| IEC1      | 0096 | U2TXIE | U2RXIE  | INT2IE  | T5IE    | T4IE   | OC4IE   | OC3IE   | —       | —     | —       | —       | INT1IE  | CNIE    | CMIE    | MI2C1IE | SI2C1IE | 0000       |
| IEC2      | 0098 | —      | —       | PMPIE   | —       | —      | —       | OC5IE   | —       | IC5IE | IC4IE   | IC3IE   | —       | —       | —       | SPI2IE  | SPF2IE  | 0000       |
| IEC3      | 009A | —      | RTClE   | —       | —       | —      | —       | —       | —       | —     | —       | —       | —       | —       | MI2C2IE | SI2C2IE | —       | 0000       |
| IEC4      | 009C | —      | —       | —       | —       | —      | —       | —       | LVDIE   | —     | —       | —       | —       | CRCIE   | U2ERIE  | U1ERIE  | —       | 0000       |
| IPC0      | 00A4 | —      | T1IP2   | T1IP1   | T1IP0   | —      | OC1IP2  | OC1IP1  | OC1IP0  | —     | IC1IP2  | IC1IP1  | IC1IP0  | —       | INT0IP2 | INT0IP1 | INT0IP0 | 4444       |
| IPC1      | 00A6 | —      | T2IP2   | T2IP1   | T2IP0   | —      | OC2IP2  | OC2IP1  | OC2IP0  | —     | IC2IP2  | IC2IP1  | IC2IP0  | —       | —       | —       | —       | 4444       |
| IPC2      | 00A8 | —      | U1RXIP2 | U1RXIP1 | U1RXIP0 | —      | SP11IP2 | SP11IP1 | SP11IP0 | —     | SPF1IP2 | SPF1IP1 | SPF1IP0 | —       | T3IP2   | T3IP1   | T3IP0   | 4444       |
| IPC3      | 00AA | —      | —       | —       | —       | —      | —       | —       | —       | —     | AD1IP2  | AD1IP1  | AD1IP0  | —       | U1TXIP2 | U1TXIP1 | U1TXIP0 | 4444       |
| IPC4      | 00AC | —      | CNIP2   | CNIP1   | CNIP0   | —      | CMIP2   | CMIP1   | CMIP0   | —     | MI2C1P2 | MI2C1P1 | MI2C1P0 | —       | SI2C1P2 | SI2C1P1 | SI2C1P0 | 4444       |
| IPC5      | 00AE | —      | —       | —       | —       | —      | —       | —       | —       | —     | —       | —       | —       | —       | INT1IP2 | INT1IP1 | INT1IP0 | 4444       |
| IPC6      | 00B0 | —      | T4IP2   | T4IP1   | T4IP0   | —      | OC4IP2  | OC4IP1  | OC4IP0  | —     | OC3IP2  | OC3IP1  | OC3IP0  | —       | —       | —       | —       | 4444       |
| IPC7      | 00B2 | —      | U2TXIP2 | U2TXIP1 | U2TXIP0 | —      | U2RXIP2 | U2RXIP1 | U2RXIP0 | —     | INT2IP2 | INT2IP1 | INT2IP0 | —       | T5IP2   | T5IP1   | T5IP0   | 4444       |
| IPC8      | 00B4 | —      | —       | —       | —       | —      | —       | —       | —       | —     | SPI2IP2 | SPI2IP1 | SPI2IP0 | —       | SPF2IP2 | SPF2IP1 | SPF2IP0 | 4444       |
| IPC9      | 00B6 | —      | IC5IP2  | IC5IP1  | IC5IP0  | —      | IC4IP2  | IC4IP1  | IC4IP0  | —     | IC3IP2  | IC3IP1  | IC3IP0  | —       | —       | —       | —       | 4444       |
| IPC10     | 00B8 | —      | —       | —       | —       | —      | —       | —       | —       | —     | OC5IP2  | OC5IP1  | OC5IP0  | —       | —       | —       | —       | 4444       |
| IPC11     | 00BA | —      | —       | —       | —       | —      | —       | —       | —       | —     | PMP1P2  | PMP1P1  | PMP1P0  | —       | —       | —       | —       | 4444       |
| IPC12     | 00BC | —      | —       | —       | —       | —      | MI2C2P2 | MI2C2P1 | MI2C2P0 | —     | SI2C2P2 | SI2C2P1 | SI2C2P0 | —       | —       | —       | —       | 4444       |
| IPC15     | 00C2 | —      | —       | —       | —       | —      | RTClP2  | RTClP1  | RTClP0  | —     | —       | —       | —       | —       | —       | —       | —       | 4444       |
| IPC16     | 00C4 | —      | CRCIP2  | CRCIP1  | CRCIP0  | —      | U2ERIP2 | U2ERIP1 | U2ERIP0 | —     | U1ERIP2 | U1ERIP1 | U1ERIP0 | —       | —       | —       | —       | 4444       |
| IPC18     | 00C8 | —      | —       | —       | —       | —      | —       | —       | —       | —     | —       | —       | —       | —       | LVDIP2  | LVDIP1  | LVDIP0  | 4444       |
| INTTREG   | 00E0 | CPU1RQ | —       | VHOLD   | —       | ILR3   | ILR2    | ILR1    | ILR0    | —     | VECN6   | VECN5   | VECN4   | VECN3   | VECN2   | VECN1   | VECN0   | 0000       |

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-12: PORTA REGISTER MAP**

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10                 | Bit 9                 | Bit 8                 | Bit 7                 | Bit 6 | Bit 5 | Bit 4  | Bit 3                 | Bit 2                 | Bit 1  | Bit 0  | All Resets |
|-----------|------|--------|--------|--------|--------|--------|------------------------|-----------------------|-----------------------|-----------------------|-------|-------|--------|-----------------------|-----------------------|--------|--------|------------|
| TRISA     | 02C0 | —      | —      | —      | —      | —      | TRISA10 <sup>(1)</sup> | TRISA9 <sup>(1)</sup> | TRISA8 <sup>(1)</sup> | TRISA7 <sup>(1)</sup> | —     | —     | TRISA4 | TRISA3 <sup>(2)</sup> | TRISA2 <sup>(3)</sup> | TRISA1 | TRISA0 | 079F       |
| PORTA     | 02C2 | —      | —      | —      | —      | —      | RA10 <sup>(1)</sup>    | RA9 <sup>(1)</sup>    | RA8 <sup>(1)</sup>    | RA7 <sup>(1)</sup>    | —     | —     | RA4    | RA3 <sup>(2)</sup>    | RA2 <sup>(3)</sup>    | RA1    | RA0    | 0000       |
| LATA      | 02C4 | —      | —      | —      | —      | —      | LATA10 <sup>(1)</sup>  | LATA9 <sup>(1)</sup>  | LATA8 <sup>(1)</sup>  | LATA7 <sup>(1)</sup>  | —     | —     | LATA4  | LATA3 <sup>(2)</sup>  | LATA2 <sup>(3)</sup>  | LATA1  | LATA0  | 0000       |
| ODCA      | 02C6 | —      | —      | —      | —      | —      | ODA10 <sup>(1)</sup>   | ODA9 <sup>(1)</sup>   | ODA8 <sup>(1)</sup>   | ODA7 <sup>(1)</sup>   | —     | —     | ODA4   | ODA3 <sup>(2)</sup>   | ODA2 <sup>(3)</sup>   | ODA1   | ODA0   | 0000       |

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** These bits are not available on 28-pin devices; read as '0'.

**2:** These bits are only available when the primary oscillator is disabled (POSCMD<1:0> = 00); otherwise, read as '0'.

**3:** These bits are only available when the primary oscillator is disabled or EC mode is selected (POSCMD<1:0> = 00 or 11) and CLKO is disabled (OSCIOFNC = 0); otherwise, read as '0'.

**TABLE 4-13: PORTB REGISTER MAP**

| File Name | Addr | Bit 15  | Bit 14  | Bit 13  | Bit 12  | Bit 11  | Bit 10  | Bit 9  | Bit 8  | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | All Resets |
|-----------|------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|------------|
| TRISB     | 02C8 | TRISB15 | TRISB14 | TRISB13 | TRISB12 | TRISB11 | TRISB10 | TRISB9 | TRISB8 | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | FFFF       |
| PORTB     | 02CA | RB15    | RB14    | RB13    | RB12    | RB11    | RB10    | RB9    | RB8    | RB7    | RB6    | RB5    | RB4    | RB3    | RB2    | RB1    | RB0    | 0000       |
| LATB      | 02CC | LATB15  | LATB14  | LATB13  | LATB12  | LATB11  | LATB10  | LATB9  | LATB8  | LATB7  | LATB6  | LATB5  | LATB4  | LATB3  | LATB2  | LATB1  | LATB0  | 0000       |
| ODCB      | 02CE | ODB15   | ODB14   | ODB13   | ODB12   | ODB11   | ODB10   | ODB9   | ODB8   | ODB7   | ODB6   | ODB5   | ODB4   | ODB3   | ODB2   | ODB1   | ODB0   | 0000       |

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-14: PORTC REGISTER MAP**

| File Name            | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8  | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | All Resets |
|----------------------|------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|------------|
| TRISC <sup>(1)</sup> | 02D0 | —      | —      | —      | —      | —      | —      | TRISC9 | TRISC8 | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 03FF       |
| PORTC <sup>(1)</sup> | 02D2 | —      | —      | —      | —      | —      | —      | RC9    | RC8    | RC7    | RC6    | RC5    | RC4    | RC3    | RC2    | RC1    | RC0    | 0000       |
| LATC <sup>(1)</sup>  | 02D4 | —      | —      | —      | —      | —      | —      | LATC9  | LATC8  | LATC7  | LATC6  | LATC5  | LATC4  | LATC3  | LATC2  | LATC1  | LATC0  | 0000       |
| ODCC <sup>(1)</sup>  | 02D6 | —      | —      | —      | —      | —      | —      | ODC9   | OSC8   | ODC7   | ODC6   | ODC5   | ODC4   | ODC3   | ODC2   | ODC1   | ODC0   | 0000       |

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Bits are not available on 28-pin devices; read as '0'.

**TABLE 4-15: PAD CONFIGURATION REGISTER MAP**

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1    | Bit 0  | All Resets |
|-----------|------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|----------|--------|------------|
| PADCFG1   | 02FC | —      | —      | —      | —      | —      | —      | —     | —     | —     | —     | —     | —     | —     | —     | RTSECSEL | PMPTTL | 0000       |

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.


# PIC24FJ64GA004 FAMILY

**TABLE 4-25: PROGRAM SPACE ADDRESS CONSTRUCTION**

| Access Type                                    | Access Space  | Program Space Address        |             |                     |                              |     |
|------------------------------------------------|---------------|------------------------------|-------------|---------------------|------------------------------|-----|
|                                                |               | <23>                         | <22:16>     | <15>                | <14:1>                       | <0> |
| Instruction Access<br>(Code Execution)         | User          | 0                            | PC<22:1>    |                     |                              | 0   |
|                                                |               | 0xx xxxx xxxx xxxx xxxx xxx0 |             |                     |                              |     |
| TBLRD/TBLWT<br>(Byte/Word Read/Write)          | User          | TBLPAG<7:0>                  |             | Data EA<15:0>       |                              |     |
|                                                |               | 0xxx xxxx                    |             | xxxx xxxx xxxx xxxx |                              |     |
|                                                | Configuration | TBLPAG<7:0>                  |             | Data EA<15:0>       |                              |     |
|                                                |               | 1xxx xxxx                    |             | xxxx xxxx xxxx xxxx |                              |     |
| Program Space Visibility<br>(Block Remap/Read) | User          | 0                            | PSVPAG<7:0> |                     | Data EA<14:0> <sup>(1)</sup> |     |
|                                                |               | 0                            | xxxx xxxx   |                     | xxx xxxx xxxx xxxx           |     |

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

**FIGURE 4-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION**



# PIC24FJ64GA004 FAMILY

## REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

|        |         |         |         |       |         |         |         |
|--------|---------|---------|---------|-------|---------|---------|---------|
| U-0    | R/W-1   | R/W-0   | R/W-0   | U-0   | R/W-1   | R/W-0   | R/W-0   |
| —      | U1RXIP2 | U1RXIP1 | U1RXIP0 | —     | SPI1IP2 | SPI1IP1 | SPI1IP0 |
| bit 15 |         |         |         | bit 8 |         |         |         |

|       |         |         |         |       |       |       |       |
|-------|---------|---------|---------|-------|-------|-------|-------|
| U-0   | R/W-1   | R/W-0   | R/W-0   | U-0   | R/W-1 | R/W-0 | R/W-0 |
| —     | SPF1IP2 | SPF1IP1 | SPF1IP0 | —     | T3IP2 | T3IP1 | T3IP0 |
| bit 7 |         |         |         | bit 0 |       |       |       |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **Unimplemented:** Read as '0'
- bit 14-12    **U1RXIP<2:0>:** UART1 Receiver Interrupt Priority bits  
               111 = Interrupt is Priority 7 (highest priority interrupt)  
               •  
               •  
               •  
               001 = Interrupt is Priority 1  
               000 = Interrupt source is disabled
- bit 11      **Unimplemented:** Read as '0'
- bit 10-8    **SPI1IP<2:0>:** SPI1 Event Interrupt Priority bits  
               111 = Interrupt is Priority 7 (highest priority interrupt)  
               •  
               •  
               •  
               001 = Interrupt is Priority 1  
               000 = Interrupt source is disabled
- bit 7        **Unimplemented:** Read as '0'
- bit 6-4     **SPF1IP<2:0>:** SPI1 Fault Interrupt Priority bits  
               111 = Interrupt is Priority 7 (highest priority interrupt)  
               •  
               •  
               •  
               001 = Interrupt is Priority 1  
               000 = Interrupt source is disabled
- bit 3        **Unimplemented:** Read as '0'
- bit 2-0     **T3IP<2:0>:** Timer3 Interrupt Priority bits  
               111 = Interrupt is Priority 7 (highest priority interrupt)  
               •  
               •  
               •  
               001 = Interrupt is Priority 1  
               000 = Interrupt source is disabled

# PIC24FJ64GA004 FAMILY

---

## 7.4 Interrupt Setup Procedures

### 7.4.1 INITIALIZATION

To configure an interrupt source:

1. Set the NSTDIS Control bit (INTCON1<15>) if nested interrupts are not desired.
2. Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

**Note:** At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to Priority Level 4.

3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

### 7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

### 7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

### 7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

1. Push the current SR value onto the software stack using the PUSH instruction.
2. Force the CPU to Priority Level 7 by inclusive ORing the value, OEh, with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Levels 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

# PIC24FJ64GA004 FAMILY

## REGISTER 10-7: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

|        |     |     |     |     |     |     |       |
|--------|-----|-----|-----|-----|-----|-----|-------|
| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
| —      | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

|       |     |     |       |       |       |       |       |
|-------|-----|-----|-------|-------|-------|-------|-------|
| U-0   | U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| —     | —   | —   | IC5R4 | IC5R3 | IC5R2 | IC5R1 | IC5R0 |
| bit 7 |     |     |       |       |       |       | bit 0 |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-5 **Unimplemented:** Read as '0'

bit 4-0 **IC5R<4:0>:** Assign Input Capture 5 (IC5) to the Corresponding RPn Pin bits

## REGISTER 10-8: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

|        |     |     |        |        |        |        |        |
|--------|-----|-----|--------|--------|--------|--------|--------|
| U-0    | U-0 | U-0 | R/W-1  | R/W-1  | R/W-1  | R/W-1  | R/W-1  |
| —      | —   | —   | OCFBR4 | OCFBR3 | OCFBR2 | OCFBR1 | OCFBR0 |
| bit 15 |     |     |        |        |        |        | bit 8  |

|       |     |     |        |        |        |        |        |
|-------|-----|-----|--------|--------|--------|--------|--------|
| U-0   | U-0 | U-0 | R/W-1  | R/W-1  | R/W-1  | R/W-1  | R/W-1  |
| —     | —   | —   | OCFAR4 | OCFAR3 | OCFAR2 | OCFAR1 | OCFAR0 |
| bit 7 |     |     |        |        |        |        | bit 0  |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-13 **Unimplemented:** Read as '0'

bit 12-8 **OCFBR<4:0>:** Assign Output Compare Fault B (OCFB) to the Corresponding RPn Pin bits

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **OCFAR<4:0>:** Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits

# PIC24FJ64GA004 FAMILY

## REGISTER 12-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER

|        |     |       |     |     |     |     |       |
|--------|-----|-------|-----|-----|-----|-----|-------|
| R/W-0  | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
| TON    | —   | TSIDL | —   | —   | —   | —   | —     |
| bit 15 |     |       |     |     |     |     | bit 8 |

|       |       |        |        |                    |     |                    |       |
|-------|-------|--------|--------|--------------------|-----|--------------------|-------|
| U-0   | R/W-0 | R/W-0  | R/W-0  | R/W-0              | U-0 | R/W-0              | U-0   |
| —     | TGATE | TCKPS1 | TCKPS0 | T32 <sup>(1)</sup> | —   | TCS <sup>(2)</sup> | —     |
| bit 7 |       |        |        |                    |     |                    | bit 0 |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **TON:** Timerx On bit  
               When TxCON<3> = 1:  
               1 = Starts 32-bit Timerx/y  
               0 = Stops 32-bit Timerx/y  
               When TxCON<3> = 0:  
               1 = Starts 16-bit Timerx  
               0 = Stops 16-bit Timerx
- bit 14      **Unimplemented:** Read as '0'
- bit 13      **TSIDL:** Timerx Stop in Idle Mode bit  
               1 = Discontinues module operation when device enters Idle mode  
               0 = Continues module operation in Idle mode
- bit 12-7    **Unimplemented:** Read as '0'
- bit 6        **TGATE:** Timerx Gated Time Accumulation Enable bit  
               When TCS = 1:  
               This bit is ignored.  
               When TCS = 0:  
               1 = Gated time accumulation is enabled  
               0 = Gated time accumulation is disabled
- bit 5-4     **TCKPS<1:0>:** Timerx Input Clock Prescale Select bits  
               11 = 1:256  
               10 = 1:64  
               01 = 1:8  
               00 = 1:1
- bit 3        **T32:** 32-Bit Timer Mode Select bit<sup>(1)</sup>  
               1 = Timerx and Timery form a single 32-bit timer  
               0 = Timerx and Timery act as two 16-bit timers  
               In 32-bit mode, T3CON control bits do not affect 32-bit timer operation.
- bit 2        **Unimplemented:** Read as '0'
- bit 1        **TCS:** Timerx Clock Source Select bit<sup>(2)</sup>  
               1 = External clock from pin, TxCK (on the rising edge)  
               0 = Internal clock (Fosc/2)
- bit 0        **Unimplemented:** Read as '0'

**Note 1:** In 32-bit mode, the T3CON or T5CON control bits do not affect 32-bit timer operation.

**Note 2:** If TCS = 1, RPNRx (TxCK) must be configured to an available RPN pin. For more information, see **Section 10.4 "Peripheral Pin Select (PPS)"**.

# PIC24FJ64GA004 FAMILY

## EXAMPLE 14-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS<sup>(1)</sup>

- Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where FOSC = 8 MHz with PLL (32 MHz device clock rate) and a Timer2 prescaler setting of 1:1.  

$$T_{CY} = 2 \cdot T_{OSC} = 62.5 \text{ ns}$$

$$\text{PWM Period} = 1/\text{PWM Frequency} = 1/52.08 \text{ kHz} = 19.2 \text{ } \mu\text{s}$$

$$\text{PWM Period} = (\text{PR2} + 1) \cdot T_{CY} \cdot (\text{Timer2 Prescale Value})$$

$$19.2 \text{ } \mu\text{s} = (\text{PR2} + 1) \cdot 62.5 \text{ ns} \cdot 1$$

$$\text{PR2} = 306$$
- Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate:  

$$\text{PWM Resolution} = \log_{10}(\text{FCY}/\text{FPWM})/\log_{10}(2) \text{ bits}$$

$$= (\log_{10}(16 \text{ MHz}/52.08 \text{ kHz})/\log_{10}(2)) \text{ bits}$$

$$= 8.3 \text{ bits}$$

**Note 1:** Based on  $T_{CY} = 2 \cdot T_{OSC}$ ; Doze mode and PLL are disabled.

## TABLE 14-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (FCY = 4 MHz)<sup>(1)</sup>

| PWM Frequency         | 7.6 Hz | 61 Hz | 122 Hz | 977 Hz | 3.9 kHz | 31.3 kHz | 125 kHz |
|-----------------------|--------|-------|--------|--------|---------|----------|---------|
| Timer Prescaler Ratio | 8      | 1     | 1      | 1      | 1       | 1        | 1       |
| Period Register Value | FFFFh  | FFFFh | 7FFFh  | 0FFFh  | 03FFh   | 007Fh    | 001Fh   |
| Resolution (bits)     | 16     | 16    | 15     | 12     | 10      | 7        | 5       |

**Note 1:** Based on  $\text{FCY} = \text{FOSC}/2$ ; Doze mode and PLL are disabled.

## TABLE 14-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (FCY = 16 MHz)<sup>(1)</sup>

| PWM Frequency         | 30.5 Hz | 244 Hz | 488 Hz | 3.9 kHz | 15.6 kHz | 125 kHz | 500 kHz |
|-----------------------|---------|--------|--------|---------|----------|---------|---------|
| Timer Prescaler Ratio | 8       | 1      | 1      | 1       | 1        | 1       | 1       |
| Period Register Value | FFFFh   | FFFFh  | 7FFFh  | 0FFFh   | 03FFh    | 007Fh   | 001Fh   |
| Resolution (bits)     | 16      | 16     | 15     | 12      | 10       | 7       | 5       |

**Note 1:** Based on  $\text{FCY} = \text{FOSC}/2$ ; Doze mode and PLL are disabled.

# PIC24FJ64GA004 FAMILY

## 14.4 Output Compare Register

**REGISTER 14-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER**

|        |     |        |     |     |     |     |       |
|--------|-----|--------|-----|-----|-----|-----|-------|
| U-0    | U-0 | R/W-0  | U-0 | U-0 | U-0 | U-0 | U-0   |
| —      | —   | OCSIDL | —   | —   | —   | —   | —     |
| bit 15 |     |        |     |     |     |     | bit 8 |

|       |     |     |         |        |                     |                     |                     |
|-------|-----|-----|---------|--------|---------------------|---------------------|---------------------|
| U-0   | U-0 | U-0 | R-0, HC | R/W-0  | R/W-0               | R/W-0               | R/W-0               |
| —     | —   | —   | OCFLT   | OCTSEL | OCM2 <sup>(1)</sup> | OCM1 <sup>(1)</sup> | OCM0 <sup>(1)</sup> |
| bit 7 |     |     |         |        |                     |                     | bit 0               |

|                   |                             |                                    |                    |
|-------------------|-----------------------------|------------------------------------|--------------------|
| <b>Legend:</b>    | HC = Hardware Clearable bit |                                    |                    |
| R = Readable bit  | W = Writable bit            | U = Unimplemented bit, read as '0' |                    |
| -n = Value at POR | '1' = Bit is set            | '0' = Bit is cleared               | x = Bit is unknown |


- bit 15-14    **Unimplemented:** Read as '0'
- bit 13    **OCSIDL:** Output Compare x Stop in Idle Mode Control bit  
           1 = Output Compare x halts in CPU Idle mode  
           0 = Output Compare x continues to operate in CPU Idle mode
- bit 12-5    **Unimplemented:** Read as '0'
- bit 4    **OCFLT:** PWM Fault Condition Status bit  
           1 = PWM Fault condition has occurred (cleared in HW only)  
           0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
- bit 3    **OCTSEL:** Output Compare x Timer Select bit  
           1 = Timer3 is the clock source for Output Compare x  
           0 = Timer2 is the clock source for Output Compare x  
           Refer to the device data sheet for specific time bases available to the output compare module.
- bit 2-0    **OCM<2:0>:** Output Compare x Mode Select bits<sup>(1)</sup>  
           111 = PWM mode on OCx; Fault pin, OCFx, is enabled<sup>(2)</sup>  
           110 = PWM mode on OCx; Fault pin, OCFx, is disabled<sup>(2)</sup>  
           101 = Initializes OCx pin low, generates continuous output pulses on OCx pin  
           100 = Initializes OCx pin low, generates single output pulse on OCx pin  
           011 = Compare event toggles OCx pin  
           010 = Initializes OCx pin high, compare event forces OCx pin low  
           001 = Initializes OCx pin low, compare event forces OCx pin high  
           000 = Output compare channel is disabled

**Note 1:** RPORx (OCx) must be configured to an available RPN pin. For more information, see **Section 10.4 "Peripheral Pin Select (PPS)"**.


**2:** The OCFA pin controls the OC1-OC4 channels. The OCFB pin controls the OC5 channel.

# PIC24FJ64GA004 FAMILY

**FIGURE 15-3: SPIx MASTER/SLAVE CONNECTION (STANDARD MODE)**



**FIGURE 15-4: SPIx MASTER/SLAVE CONNECTION (ENHANCED BUFFER MODES)**



# PIC24FJ64GA004 FAMILY

**REGISTER 19-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>**

|        |     |     |     |     |       |       |       |
|--------|-----|-----|-----|-----|-------|-------|-------|
| U-0    | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x |
| —      | —   | —   | —   | —   | WDAY2 | WDAY1 | WDAY0 |
| bit 15 |     |     |     |     |       | bit 8 |       |

|       |     |        |        |        |        |        |        |
|-------|-----|--------|--------|--------|--------|--------|--------|
| U-0   | U-0 | R/W-x  | R/W-x  | R/W-x  | R/W-x  | R/W-x  | R/W-x  |
| —     | —   | HRTEN1 | HRTEN0 | HRONE3 | HRONE2 | HRONE1 | HRONE0 |
| bit 7 |     |        |        |        |        | bit 0  |        |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-11 **Unimplemented:** Read as '0'

bit 10-8 **WDAY<2:0>:** Binary Coded Decimal Value of Weekday Digit bits  
Contains a value from 0 to 6.

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 **HRTEN<1:0>:** Binary Coded Decimal Value of Hour's Tens Digit bits  
Contains a value from 0 to 2.

bit 3-0 **HRONE<3:0>:** Binary Coded Decimal Value of Hour's Ones Digit bits  
Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

**REGISTER 19-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER**

|        |         |         |         |         |         |         |         |
|--------|---------|---------|---------|---------|---------|---------|---------|
| U-0    | R/W-x   | R/W-x   | R/W-x   | R/W-x   | R/W-x   | R/W-x   | R/W-x   |
| —      | MINTEN2 | MINTEN1 | MINTEN0 | MINONE3 | MINONE2 | MINONE1 | MINONE0 |
| bit 15 |         |         |         |         |         | bit 8   |         |

|       |         |         |         |         |         |         |         |
|-------|---------|---------|---------|---------|---------|---------|---------|
| U-0   | R/W-x   | R/W-x   | R/W-x   | R/W-x   | R/W-x   | R/W-x   | R/W-x   |
| —     | SECTEN2 | SECTEN1 | SECTEN0 | SECONE3 | SECONE2 | SECONE1 | SECONE0 |
| bit 7 |         |         |         |         |         | bit 0   |         |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 **MINTEN<2:0>:** Binary Coded Decimal Value of Minute's Tens Digit bits  
Contains a value from 0 to 5.

bit 11-8 **MINONE<3:0>:** Binary Coded Decimal Value of Minute's Ones Digit bits  
Contains a value from 0 to 9.

bit 7 **Unimplemented:** Read as '0'

bit 6-4 **SECTEN<2:0>:** Binary Coded Decimal Value of Second's Tens Digit bits  
Contains a value from 0 to 5.

bit 3-0 **SECONE<3:0>:** Binary Coded Decimal Value of Second's Ones Digit bits  
Contains a value from 0 to 9.

# PIC24FJ64GA004 FAMILY

## REGISTER 20-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER

|        |       |       |       |       |       |       |       |
|--------|-------|-------|-------|-------|-------|-------|-------|
| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| X15    | X14   | X13   | X12   | X11   | X10   | X9    | X8    |
| bit 15 |       |       |       |       |       |       | bit 8 |

|       |       |       |       |       |       |       |       |
|-------|-------|-------|-------|-------|-------|-------|-------|
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0   |
| X7    | X6    | X5    | X4    | X3    | X2    | X1    | —     |
| bit 7 |       |       |       |       |       |       | bit 0 |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-1 **X<15:1>:** XOR of Polynomial Term  $X^n$  Enable bits

bit 0 **Unimplemented:** Read as '0'

# PIC24FJ64GA004 FAMILY

## REGISTER 21-4: AD1CHS: A/D INPUT SELECT REGISTER

|        |     |     |     |                         |                         |                         |                         |
|--------|-----|-----|-----|-------------------------|-------------------------|-------------------------|-------------------------|
| R/W-0  | U-0 | U-0 | U-0 | R/W-0                   | R/W-0                   | R/W-0                   | R/W-0                   |
| CH0NB  | —   | —   | —   | CH0SB3 <sup>(1,2)</sup> | CH0SB2 <sup>(1,2)</sup> | CH0SB1 <sup>(1,2)</sup> | CH0SB0 <sup>(1,2)</sup> |
| bit 15 |     |     |     | bit 8                   |                         |                         |                         |

|       |     |     |     |                         |                         |                         |                         |
|-------|-----|-----|-----|-------------------------|-------------------------|-------------------------|-------------------------|
| R/W-0 | U-0 | U-0 | U-0 | R/W-0                   | R/W-0                   | R/W-0                   | R/W-0                   |
| CH0NA | —   | —   | —   | CH0SA3 <sup>(1,2)</sup> | CH0SA2 <sup>(1,2)</sup> | CH0SA1 <sup>(1,2)</sup> | CH0SA0 <sup>(1,2)</sup> |
| bit 7 |     |     |     | bit 0                   |                         |                         |                         |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **CH0NB:** Channel 0 Negative Input Select for MUX B Multiplexer Setting bit  
               1 = Channel 0 negative input is AN1  
               0 = Channel 0 negative input is VR-
- bit 14-12    **Unimplemented:** Read as '0'
- bit 11-8     **CH0SB<3:0>:** Channel 0 Positive Input Select for MUX B Multiplexer Setting bits<sup>(1,2)</sup>  
               1111 = Channel 0 positive input is AN15 (band gap voltage reference)  
               1100 = Channel 0 positive input is AN12  
               1011 = Channel 0 positive input is AN11  
               .....  
               0001 = Channel 0 positive input is AN1  
               0000 = Channel 0 positive input is AN0
- bit 7        **CH0NA:** Channel 0 Negative Input Select for MUX A Multiplexer Setting bit  
               1 = Channel 0 negative input is AN1  
               0 = Channel 0 negative input is VR-
- bit 6-4      **Unimplemented:** Read as '0'
- bit 3-0      **CH0SA<3:0>:** Channel 0 Positive Input Select for MUX A Multiplexer Setting bits<sup>(1,2)</sup>  
               1111 = Channel 0 positive input is AN15 (band gap voltage reference)  
               1100 = Channel 0 positive input is AN12  
               1011 = Channel 0 positive input is AN11  
               .....  
               0001 = Channel 0 positive input is AN1  
               0000 = Channel 0 positive input is AN0

**Note 1:** Combinations, '1101' and '1110', are unimplemented; do not use.

**2:** Analog Channels, AN6, AN7 and AN8, are unavailable on 28-pin devices; do not use.

# PIC24FJ64GA004 FAMILY

**TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)**

| Assembly Mnemonic | Assembly Syntax          | Description                           | # of Words | # of Cycles | Status Flags Affected |
|-------------------|--------------------------|---------------------------------------|------------|-------------|-----------------------|
| TBLRDH            | TBLRDH <i>ws, wd</i>     | Read Prog<23:16> to Wd<7:0>           | 1          | 2           | None                  |
| TBLRDL            | TBLRDL <i>ws, wd</i>     | Read Prog<15:0> to Wd                 | 1          | 2           | None                  |
| TBLWTH            | TBLWTH <i>ws, wd</i>     | Write Ws<7:0> to Prog<23:16>          | 1          | 2           | None                  |
| TBLWTL            | TBLWTL <i>ws, wd</i>     | Write Ws to Prog<15:0>                | 1          | 2           | None                  |
| ULNK              | ULNK                     | Unlink Frame Pointer                  | 1          | 1           | None                  |
| XOR               | XOR <i>f</i>             | $f = f \text{ .XOR. WREG}$            | 1          | 1           | N, Z                  |
|                   | XOR <i>f, WREG</i>       | $WREG = f \text{ .XOR. WREG}$         | 1          | 1           | N, Z                  |
|                   | XOR <i>#lit10, wn</i>    | $Wd = \text{lit10} \text{ .XOR. } Wd$ | 1          | 1           | N, Z                  |
|                   | XOR <i>wb, ws, wd</i>    | $Wd = Wb \text{ .XOR. } Ws$           | 1          | 1           | N, Z                  |
|                   | XOR <i>wb, #lit5, wd</i> | $Wd = Wb \text{ .XOR. lit5}$          | 1          | 1           | N, Z                  |
| ZE                | ZE <i>ws, wnd</i>        | $Wnd = \text{Zero-Extend } Ws$        | 1          | 1           | C, Z, N               |

# PIC24FJ64GA004 FAMILY

---

NOTES:

# PIC24FJ64GA004 FAMILY

**TABLE 27-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS**

| DC CHARACTERISTICS       |                       |                                                                         | Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) |                    |      |       |                                   |
|--------------------------|-----------------------|-------------------------------------------------------------------------|-----------------------------------------------------------------------|--------------------|------|-------|-----------------------------------|
|                          |                       |                                                                         | Operating temperature                                                 |                    |      |       |                                   |
|                          |                       |                                                                         | -40°C ≤ TA ≤ +85°C for Industrial                                     |                    |      |       |                                   |
|                          |                       |                                                                         | -40°C ≤ TA ≤ +125°C for Extended                                      |                    |      |       |                                   |
| Param No.                | Symbol                | Characteristic                                                          | Min                                                                   | Typ <sup>(1)</sup> | Max  | Units | Conditions                        |
| <b>Operating Voltage</b> |                       |                                                                         |                                                                       |                    |      |       |                                   |
| DC10                     | <b>Supply Voltage</b> |                                                                         |                                                                       |                    |      |       |                                   |
|                          | VDD                   |                                                                         | VBORMIN                                                               | —                  | 3.6  | V     | Regulator enabled                 |
|                          | VDD                   |                                                                         | VDDCORE                                                               | —                  | 3.6  | V     | Regulator disabled                |
|                          | VDDCORE               |                                                                         | 2.0                                                                   | —                  | 2.75 | V     | Regulator disabled                |
| DC12                     | VDR                   | <b>RAM Data Retention Voltage<sup>(2)</sup></b>                         | 1.5                                                                   | —                  | —    | V     |                                   |
| DC16                     | VPOR                  | <b>VDD Start Voltage</b><br>to Ensure Internal<br>Power-on Reset Signal | —                                                                     | —                  | VSS  | V     |                                   |
| DC17                     | SVDD                  | <b>VDD Rise Rate</b><br>to Ensure Internal<br>Power-on Reset Signal     | 0.05                                                                  | —                  | —    | V/ms  | 0-3.3V in 0.1s<br>0-2.5V in 60 ms |
| DC18                     | VBOR                  | <b>Brown-out Reset Voltage</b>                                          | 1.8                                                                   | 2.1                | 2.2  | V     |                                   |

**Note 1:** Data in “Typ” column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**2:** This is the limit to which VDD can be lowered without losing RAM data.

# PIC24FJ64GA004 FAMILY

**TABLE 27-7: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)**

| DC CHARACTERISTICS |      |                                                                       | Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)<br>Operating temperature<br>-40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |                    |                       |       |                                                                                                                                      |
|--------------------|------|-----------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|-----------------------|-------|--------------------------------------------------------------------------------------------------------------------------------------|
| Param No.          | Sym  | Characteristic                                                        | Min                                                                                                                                                                     | Typ <sup>(1)</sup> | Max                   | Units | Conditions                                                                                                                           |
| DI31               | IPU  | Maximum Load Current for Digital High Detection with Internal Pull-up | —                                                                                                                                                                       | —                  | 30                    | μA    | VDD = 2.0V                                                                                                                           |
|                    |      |                                                                       | —                                                                                                                                                                       | —                  | 100                   | μA    | VDD = 3.3V                                                                                                                           |
| DI50               | IIL  | Input Leakage Current <sup>(2,3)</sup><br>I/O Ports                   | —                                                                                                                                                                       | —                  | ±1                    | μA    | VSS ≤ VPIN ≤ VDD,<br>Pin at high-impedance                                                                                           |
| DI51               |      | Analog Input Pins                                                     | —                                                                                                                                                                       | —                  | ±1                    | μA    | VSS ≤ VPIN ≤ VDD,<br>Pin at high-impedance                                                                                           |
| DI55               |      | MCLR                                                                  | —                                                                                                                                                                       | —                  | ±1                    | μA    | VSS ≤ VPIN ≤ VDD                                                                                                                     |
| DI56               |      | OSCI                                                                  | —                                                                                                                                                                       | —                  | ±1                    | μA    | VSS ≤ VPIN ≤ VDD,<br>XT and HS modes                                                                                                 |
| DI60a              | IICL | Input Low Injection Current                                           | 0                                                                                                                                                                       | —                  | -5 <sup>(5,8)</sup>   | mA    | All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB11, SSCI, SOSCO, D+, D-, VUSB, and VBUS                                          |
| DI60b              | IICH | Input High Injection Current                                          | 0                                                                                                                                                                       | —                  | +5 <sup>(6,7,8)</sup> | mA    | All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB11, SSCI, SOSCO, D+, D-, VUSB, and VBUS, and all 5V tolerant pins <sup>(7)</sup> |
| DI60c              | ΣICT | Total Input Injection Current<br>(sum of all I/O and control pins)    | -20 <sup>(9)</sup>                                                                                                                                                      | —                  | +20 <sup>(9)</sup>    | mA    | Absolute instantaneous sum of all ± input injection currents from all I/O pins<br>(  IICL   +   IICH  ) ≤ ΣICT                       |

- Note 1:** Data in “Typ” column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 2:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3:** Negative current is defined as current sourced by the pin.
- 4:** Refer to Table 1-2 for I/O pin buffer types.
- 5:** Parameter is characterized but not tested.
- 6:** Non-5V tolerant pins, VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7:** Digital 5V tolerant pins cannot tolerate any “positive” input injection current from input sources greater than 5.5V.
- 8:** Injection currents > | 0 | can affect the performance of all analog peripherals (e.g., A/D, comparators, internal band gap reference, etc.)
- 9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical “absolute instantaneous” sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

# PIC24FJ64GA004 FAMILY

## P

|                                            |         |
|--------------------------------------------|---------|
| Packaging                                  |         |
| Details .....                              | 253     |
| Marking .....                              | 251     |
| Parallel Master Port. See PMP.             |         |
| Peripheral Enable Bits .....               | 104     |
| Peripheral Module Disable (PMD) Bits ..... | 104     |
| Peripheral Pin Select (PPS) .....          | 107     |
| Available Peripherals and Pins .....       | 107     |
| Configuration Control .....                | 109     |
| Considerations for Use .....               | 110     |
| Input Mapping .....                        | 107     |
| Mapping Exceptions .....                   | 109     |
| Output Mapping .....                       | 109     |
| Peripheral Priority .....                  | 107     |
| Registers .....                            | 111–124 |
| Pinout Descriptions .....                  | 11–16   |
| PMSLP Bit                                  |         |
| and Wake-up Time .....                     | 103     |
| Power Supply Pins .....                    | 18      |
| Power-Saving Features .....                | 103     |
| Clock Frequency and Switching .....        | 103     |
| Instruction-Based Modes .....              | 103     |
| Selective Peripheral Power Control .....   | 104     |
| Power-up Requirements .....                | 216     |
| Product Identification System .....        | 275     |
| Program Memory                             |         |
| Access Using Table Instructions .....      | 45      |
| Address Construction .....                 | 43      |
| Address Space .....                        | 29      |
| Flash Configuration Words .....            | 30      |
| Memory Map .....                           | 29      |
| Organization .....                         | 30      |
| Program Space Visibility (PSV) .....       | 46      |
| Program Verification .....                 | 218     |
| Pulse-Width Modulation. See PWM.           |         |

## R

|                                           |     |
|-------------------------------------------|-----|
| Reader Response .....                     | 274 |
| Register Maps                             |     |
| A/D Converter (ADC) .....                 | 39  |
| Clock Control .....                       | 42  |
| CPU Core .....                            | 33  |
| CRC .....                                 | 40  |
| Dual Comparator .....                     | 40  |
| I <sup>2</sup> C .....                    | 36  |
| ICN .....                                 | 33  |
| Input Capture .....                       | 35  |
| Interrupt Controller .....                | 34  |
| NVM .....                                 | 42  |
| Output Compare .....                      | 36  |
| Pad Configuration .....                   | 38  |
| Parallel Master/Slave Port .....          | 40  |
| Peripheral Pin Select (PPS) .....         | 41  |
| PMD .....                                 | 42  |
| PORTA .....                               | 38  |
| PORTB .....                               | 38  |
| PORTC .....                               | 38  |
| Real-Time Clock and Calendar (RTCC) ..... | 40  |
| SPI .....                                 | 37  |
| Timers .....                              | 35  |
| UART .....                                | 37  |

## Registers

|                                                        |        |
|--------------------------------------------------------|--------|
| AD1CHS (A/D Input Select) .....                        | 198    |
| AD1CON1 (A/D Control 1) .....                          | 195    |
| AD1CON2 (A/D Control 2) .....                          | 196    |
| AD1CON3 (A/D Control 3) .....                          | 197    |
| AD1CSSL (A/D Input Scan Select) .....                  | 199    |
| AD1PCFG (A/D Port Configuration) .....                 | 199    |
| ALCFGRPT (Alarm Configuration) .....                   | 181    |
| ALMINSEC (Alarm Minutes and<br>Seconds Value) .....    | 185    |
| ALMTHDY (Alarm Month and Day Value) .....              | 184    |
| ALWDHR (Alarm Weekday and Hours Value) .....           | 185    |
| CLKDIV (Clock Divider) .....                           | 99     |
| CMCON (Comparator Control) .....                       | 204    |
| CORCON (CPU Control) .....                             | 27, 63 |
| CRCCON (CRC Control) .....                             | 191    |
| CRCXOR (CRC XOR Polynomial) .....                      | 192    |
| CVRCON (Comparator Voltage<br>Reference Control) ..... | 208    |
| CW1 (Flash Configuration Word 1) .....                 | 210    |
| CW2 (Flash Configuration Word 2) .....                 | 212    |
| DEVID (Device ID) .....                                | 213    |
| DEVREV (Device Revision) .....                         | 214    |
| I2CxCON (I2Cx Control) .....                           | 154    |
| I2CxMSK (I2Cx Slave Mode Address Mask) .....           | 157    |
| I2CxSTAT (I2Cx Status) .....                           | 156    |
| ICxCON (Input Capture x Control) .....                 | 134    |
| IEC0 (Interrupt Enable Control 0) .....                | 72     |
| IEC1 (Interrupt Enable Control 1) .....                | 74     |
| IEC2 (Interrupt Enable Control 2) .....                | 75     |
| IEC3 (Interrupt Enable Control 3) .....                | 76     |
| IEC4 (Interrupt Enable Control 4) .....                | 77     |
| IFS0 (Interrupt Flag Status 0) .....                   | 66     |
| IFS1 (Interrupt Flag Status 1) .....                   | 68     |
| IFS2 (Interrupt Flag Status 2) .....                   | 69     |
| IFS3 (Interrupt Flag Status 3) .....                   | 70     |
| IFS4 (Interrupt Flag Status 4) .....                   | 71     |
| INTCON1 (Interrupt Control 1) .....                    | 64     |
| INTCON2 (Interrupt Control 2) .....                    | 65     |
| INTREG (Interrupt Control and Status) .....            | 93     |
| IPC0 (Interrupt Priority Control 0) .....              | 78     |
| IPC1 (Interrupt Priority Control 1) .....              | 79     |
| IPC10 (Interrupt Priority Control 10) .....            | 88     |
| IPC11 (Interrupt Priority Control 11) .....            | 88     |
| IPC12 (Interrupt Priority Control 12) .....            | 89     |
| IPC15 (Interrupt Priority Control 15) .....            | 90     |
| IPC16 (Interrupt Priority Control 16) .....            | 91     |
| IPC18 (Interrupt Priority Control 18) .....            | 92     |
| IPC2 (Interrupt Priority Control 2) .....              | 80     |
| IPC3 (Interrupt Priority Control 3) .....              | 81     |
| IPC4 (Interrupt Priority Control 4) .....              | 82     |
| IPC5 (Interrupt Priority Control 5) .....              | 83     |
| IPC6 (Interrupt Priority Control 6) .....              | 84     |
| IPC7 (Interrupt Priority Control 7) .....              | 85     |
| IPC8 (Interrupt Priority Control 8) .....              | 86     |
| IPC9 (Interrupt Priority Control 9) .....              | 87     |
| MINSEC (RTCC Minutes and Seconds Value) .....          | 183    |
| MTHDY (RTCC Month and Day Value) .....                 | 182    |
| NVMCON (Flash Memory Control) .....                    | 49     |
| OCxCON (Output Compare x Control) .....                | 139    |
| OSCCON (Oscillator Control) .....                      | 97     |
| OSCTUN (FRC Oscillator Tune) .....                     | 100    |

# PIC24FJ64GA004 FAMILY

---

NOTES: