

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	21
Program Memory Size	48KB (16K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj48ga002-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



		Pin Number				
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description
CN0	12	9	34	Ι	ST	Interrupt-on-Change Inputs.
CN1	11	8	33	I	ST	
CN2	2	27	19	Ι	ST	
CN3	3	28	20	I	ST	
CN4	4	1	21	I	ST	
CN5	5	2	22	I	ST]
CN6	6	3	23	I	ST	
CN7	7	4	24	I	ST	
CN8	_		25	I	ST	
CN9	—	_	26	I	ST	
CN10	—	_	27	I	ST	
CN11	26	23	15	I	ST	
CN12	25	22	14	I	ST	
CN13	24	21	11	I	ST	
CN14	23	20	10	I	ST	
CN15	22	19	9	I	ST	
CN16	21	18	8	I	ST	
CN17	—	—	3	I	ST	
CN18	—	—	2	Ι	ST	
CN19		_	5	Ι	ST	
CN20	—	—	4	Ι	ST	
CN21	18	15	1	Ι	ST	
CN22	17	14	44	Ι	ST	
CN23	16	13	43	I	ST	
CN24	15	12	42	I	ST	
CN25		_	37	I	ST	
CN26			38	I	ST	_
CN27	14	11	41	Ι	ST	
CN28	—	—	36	I	ST	
CN29	10	7	31	Ι	ST	
CN30	9	6	30	I	ST	
CVREF	25	22	14	0	ANA	Comparator Voltage Reference Output.
DISVREG	19	16	6	Ι	ST	Voltage Regulator Disable.
INT0	16	13	43	I	ST	External Interrupt Input.
MCLR	1	26	18	I	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.
Legend:	TTL = TTL inp ANA = Analog	ut buffer level input/o			ST = S I ² C™	Schmitt Trigger input buffer

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Note 1: Alternative multiplexing when the I2C1SEL Configuration bit is cleared.

3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0					
	—	—		—	_		DC					
bit 15							bit 8					
R/W-0 ⁽¹	^{I)} R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0					
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	Ν	OV	Z	С					
bit 7							bit 0					
[]					
Legend:												
R = Reada	able bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'						
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown					
1.1.4.5 O			. 1									
DIT 15-9		ted: Read as '()' .:+									
DIT 8		••: ALU Hall Gally/Bollow bit = A carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data)										
	of the res	of the result occurred										
0 = No carry-out from the 4th or 8th low-order bit of the result has occurred												
bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2)												
	111 = CPU Ir	nterrupt Priority	Level is 7 (15)	; user interrupt	s are disabled							
	110 = CPU lr	terrupt Priority	Level is 6 (14)									
	101 = CPU Ir 100 = CPU Ir	nterrupt Priority	Level is 5 (13)									
	011 = CPU Ir	nterrupt Priority	Level is 3 (11)									
	010 = CPU Ir	nterrupt Priority	Level is 2 (10)									
	001 = CPU lr	terrupt Priority	Level is 1 (9)									
hit 4	RA. REPEAT	Loop Active bit										
bit 4	1 = REPEAT	oop in progress										
	0 = REPEAT	oop not in progi	ess									
bit 3	N: ALU Nega	tive bit										
	1 = Result wa	as negative										
1.11.0	0 = Result wa	as non-negative	(zero or positi	ve)								
bit 2	OV: ALU Ove	erflow bit	un a d (Ola la avera		atia in this arith		-					
	$\perp = Overnow$ 0 = No overflo	occurred for sig	nea (z s comp 1	lement) anthm	etic in this anth	metic operation	n					
bit 1	Z: ALU Zero I	bit										
	1 = An operat	tion which effec	ts the Z bit has	s set it at some	time in the pas	t						
	0 = The most	recent operation	n which effect	s the Z bit has	cleared it (i.e.,	a non-zero res	ult)					
bit 0	C: ALU Carry	/Borrow bit										
	1 = A carry-o	ut from the Mos	t Significant bi	t of the result o	ccurred							
	0 = No carry-	out from the Mc	st Significant b	oit of the result	occurred							
Note 1:	The IPL Status bi	ts are read-only	when NSTDI	S (INTCON1<1	5>) = 1.							
2:	The IPL Status bi	ts are concaten	ated with the I	PL3 bit (CORC	ON<3>) to form	n the CPU Inte	rrupt Priority					

: The IPL Status bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

TABLE 4-8: OUTPUT COMPARE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Output (Compare 1	Secondary	Register							FFFF
OC1R	0182	Output Compare 1 Register											FFFF					
OC1CON	0184	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
OC2RS	0186	Output Compare 2 Secondary Register											FFFF					
OC2R	0188							Ou	utput Comp	are 2 Regis	ter							FFFF
OC2CON	018A	_		OCSIDL	_	_	_	—	_	—	—	—	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
OC3RS	018C	Output Compare 3 Secondary Register											FFFF					
OC3R	018E							Ou	utput Compa	are 3 Regis	ter							FFFF
OC3CON	0190			OCSIDL	—	—	—	—	_	—	—	—	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
OC4RS	0192							Output (Compare 4	Secondary	Register							FFFF
OC4R	0194							Ou	utput Compa	are 4 Regis	ter							FFFF
OC4CON	0196	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
OC5RS	0198							Output (Compare 5	Secondary	Register							FFFF
OC5R	019A							Ou	utput Compa	are 5 Regis	ter							FFFF
OC5CON	019C	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-9: I²C[™] REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	—	—	_	—	—	-	—					I2C1 Recei	ve Register				0000
I2C1TRN	0202	_	_	_	_	_	_	—	_				I2C1 Trans	mit Registe	r			OOFF
I2C1BRG	0204	_	_	_	_	_	_	—				Baud Rate	e Generator	Register 1				0000
I2C1CON	0206	I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
I2C1ADD	020A	_	—	—	_	_	_		I2C1 Address Register 00						0000			
I2C1MSK	020C	_	_	_	_	_	_	AMSK9	AMSK8	AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	0000
I2C2RCV	0210	_	—	—	_	_		—					I2C2 Recei	ve Register				0000
I2C2TRN	0212	_	—	—	_	_		—					I2C2 Trans	mit Registe	r			00FF
I2C2BRG	0214	_	—	—	_	_		—				Baud Rate	e Generator	Register 2				0000
I2C2CON	0216	I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2STAT	0218	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
I2C2ADD	021A	—	—	—		—	_					I2C2 Addre	ess Register	r				0000
I2C2MSK	021C	_	_	_	_	_	_	AMSK9	AMSK8	AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

	-						
R/SO-	0 R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR					
bit 15		·				·	bit 8
U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ERASE	—	—	NVMOP3 ⁽¹⁾	NVMOP2 ⁽¹⁾	NVMOP1 ⁽¹⁾	NVMOP0 ⁽¹⁾
bit 7							bit 0
Legend:		SO = Settable	e Only bit				
R = Read	lable bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	WR: Write Co	ontrol bit					
	1 = Initiates	a Flash memo	ry program or	erase operation	n; the operatio	n is self-timed	and the bit is
	0 = Program	or erase opera	tion is complet	te and inactive			
bit 14	WREN: Write	e Enable bit					
	1 = Enables	Flash program/	erase operatio	ons			
	0 = Inhibits F	lash program/e	erase operation	าร			
bit 13	WRERR: Wri	ite Sequence E	rror Flag bit				
	1 = An impr	oper program	or erase seq	uence attempt	or terminatio	on has occurre	ed (bit is set
	automati	cally on any se	t attempt of the	e WR bit)			
hit 12-7		ted: Read as '	n'	leted normally			
bit 6	FRASE: Fras	se/Program Ena	able bit				
2.1.0	1 = Performs	s the erase ope	ration specified	d by the NVMO	P<3:0> bits on	the next WR co	ommand
	0 = Performs	s the program o	peration speci	fied by the NVM	10P<3:0> bits	on the next WF	R command
bit 5-4	Unimplemen	ted: Read as '	כי				
bit 3-0	NVMOP<3:0	>: NVM Operat	ion Select bits ⁽	1)			
	1111 = Mem	ory bulk erase o	operation (ERA	SE = 1) or no c	operation (ERA	SE = 0) ⁽²⁾	
	0011 = Mem	ory word progra	am operation (E	ERASE = 0 or 1	no operation (E	ERASE = 1)	
	0001 = Mem	ory row program	n operation (ER	RASE = 1) or no	operation (ER	RASE = 1	
				, 	. 、、	,	
NOTE 1:			P<3:U> are un	implemented.	ing ana olficatio	20	
Ζ:		····· mode only. I		vice programm	ing specificatio	115.	

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

11.0	11.0	DAVA	DAVA				
0-0	0-0						K/W-U тог
	_	AUTIF	UTTAIF	UTRAIF	SPITIF	SPETIF	
							DIL O
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INTOIF
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-14	Unimplemen	ted: Read as '	כ'				
bit 13	AD1IF: A/D C	Conversion Con	nplete Interrup	t Flag Status bit	t		
	1 = Interrupt	request has oc	curred				
hit 12		RT1 Transmitter	Interrunt Flag	Status bit			
Sit 12	1 = Interrupt	request has oc	curred	Clarad Sh			
	0 = Interrupt	request has no	occurred				
bit 11	U1RXIF: UAF	RT1 Receiver Ir	nterrupt Flag S	tatus bit			
	1 = Interrupt	request has oc	curred				
h:+ 40		request has no	Coccurred	:.			
DIT 10	SPITIF: SPIT	Event Interrup	Flag Status D	IT			
	1 = Interrupt 0 = Interrupt	request has not	occurred				
bit 9	SPF1IF: SPI	1 Fault Interrup	t Flag Status b	it			
	1 = Interrupt	request has oc	curred				
	0 = Interrupt	request has not	occurred				
bit 8	T3IF: Timer3	Interrupt Flag	Status bit				
	1 = Interrupt 0 = Interrupt	request has oc	t occurred				
bit 7	T2IF: Timer2	Interrupt Flag	Status bit				
	1 = Interrupt	request has oc	curred				
	0 = Interrupt	request has not	occurred				
bit 6	OC2IF: Outp	ut Compare Ch	annel 2 Interru	pt Flag Status b	bit		
	1 = Interrupt 0 = Interrupt	request has oc	curred				
bit 5	IC2IF: Input (Capture Channe	el 2 Interrupt F	lag Status bit			
	1 = Interrupt	request has oc	curred				
	0 = Interrupt	request has no	occurred				
bit 4	Unimplemen	ted: Read as '	כ'				
bit 3	T1IF: Timer1	Interrupt Flag	Status bit				
	1 = Interrupt	request has oc	curred				
hit 2		iequest has ho	occurred	int Eloa Statua 4	sit		
	1 – Interrunt	request has on	anner i mierru surred	ipi riay status i	л		
	0 = Interrupt	request has not	occurred				
	•	-					

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

11-0	R/\/\-1	R/M-0	R/\/\-0	11-0	R/\/\-1	R/\/\-0	R/\\/-0					
	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0					
bit 15	1 1112		1110				bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	IC1IP2	IC1IP1	IC1IP0	—	INT0IP2	INT0IP1	INT0IP0					
bit 7			I		I	I	bit 0					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown					
bit 15	Unimplemen	ted: Read as '0)'									
bit 14-12	T1IP<2:0>: ⊤	imer1 Interrupt	Priority bits									
	111 = Interru	pt is Priority 7 (highest priority	r interrupt)								
	•											
	•											
	001 = Interrup	pt is Priority 1 pt source is dis	abled									
bit 11	Unimplemented: Read as '0'											
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits											
	111 = Interru	pt is Priority 7 (highest priority	v interrupt)								
	•											
	•											
	001 = Interru	pt is Priority 1										
	000 = Interru	pt source is dis	abled									
bit 7	Unimplemen	ted: Read as '0)'									
bit 6-4	IC1IP<2:0>:	nput Capture C	channel 1 Inter	rupt Priority bits	6							
	111 = Interrup	pt is Priority 7 (highest priority	r interrupt)								
	•											
	•											
	001 = Interru	pt is Priority 1										
		pt source is dis	abled									
bit 3	Unimplemen	ted: Read as ')' t.O. Dui auita al	:								
DIT 2-0	IN I UIP<2:0>:	External Interr	upt 0 Priority b	olts								
			nighest phonty	menupi)								
	•											
	•	at in Dui-sites 4										
	001 = Interruphing 000 = Inter	pt is Priority 1 of source is dis	abled									

REGISTER 7-15: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

11-0	R/\//_1	R/\//-0	R/\//_0	11-0	R/\/\-1	R/\\/_0	R/\\/-0
	CNIP2	CNIP1	CNIPO		CMIP2	CMIP1	CMIPO
bit 15							hit 8
							5110
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	MI2C1P2	MI2C1P1	MI2C1P0	_	SI2C1P2	SI2C1P1	SI2C1P0
bit 7	l						bit 0
L							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	Unimplement	ted: Read as 'o)'				
bit 14-12	CNIP<2:0>: Ir	nput Change N	otification Inter	rupt Priority bit	S		
	111 = Interrup	ot is Priority 7 (I	highest priority	interrupt)			
	•						
	•						
	001 = Interrup	ot is Priority 1					
	000 = Interrup	ot source is dis	abled				
bit 11	Unimplement	ted: Read as '()'				
bit 10-8	CMIP<2:0>: (Comparator Inte	errupt Priority k	oits			
	111 = Interrup	ot is Priority 7 (I	highest priority	interrupt)			
	•						
	•						
	001 = Interrup	ot is Priority 1	ablad				
bit 7			ableu				
DIT 7		Moster 12C1) Event Interrund	Driarity hita			
DIL 0-4	111 - lpterrur	tis Priority 7 (I	Event interrupt	interrunt)			
	•		nighest phonty	interrupt)			
	•						
	•	tio Driarity 1					
	001 = Interrup 000 = Interrup	ot source is disa	abled				
bit 3	Unimplement	ted: Read as '()'				
bit 2-0	SI2C1P<2:0>	: Slave I2C1 E	vent Interrupt F	Priority bits			
	111 = Interrup	ot is Priority 7 (I	highest priority	interrupt)			
	•						
	•						
	001 = Interrup	ot is Priority 1					
	000 = Interrup	ot source is dis	abled				

REGISTER 7-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—		_	_	RTCIP2	RTCIP1	RTCIP0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_		_				
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as '	0'				
bit 10-8	RTCIP<2:0>:	Real-Time Clo	ck/Calendar In	terrupt Priority	bits		
	111 = Interru	pt is Priority 7 (highest priority	interrupt)			
	•						
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 7-0	Unimplemen	ted: Read as '	0'				

REGISTER 7-28: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

REGISTER 7-31: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

R-0	U-0	R/W-0	U-0	R-0	R-0	R-0	R-0					
CPUIRQ		VHOLD	—	ILR3	ILR2	ILR1	ILR0					
bit 15		•			•	•	bit 8					
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0					
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'						
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown					
			(L 1							
DIT 15	1 – An interru	errupt Request has	rom interrupt	Controller CPU		od by the CDU	· this happone					
	when the	CPU priority is	higher than th	nas not yet bee ne interrupt prio	rity		, this happens					
	0 = No interru	upt request is u	nacknowledge	d	5							
bit 14	Unimplemented: Read as '0'											
bit 13	VHOLD: Vector Number Capture Configuration bit											
	1 = VECNUM	Ix bits contain t	he value of the	e highest priorit	y pending inter	rupt						
	0 = VECNUN	Ix bits contain t	he value of the prity than the C	PLL even if oth	dged interrupt (per interrupts au	i.e., the last into re pending)	errupt that has					
bit 12	Unimplemen	ted: Read as ')'			e periairig)						
bit 11-8	ILR<3:0>: Ne	w CPU Interru	ot Priority Leve	l bits								
	1111 = CPU	Interrupt Priorit	v Level is 15									
	•		,									
	•											
	• 0001 = CPU	Interrupt Priorit	v Level is 1									
	0000 = CPU	Interrupt Priorit	y Level is 0									
bit 7	Unimplemen	ted: Read as 'd)'									
bit 6-0	VECNUM<6:0	0>: Pending Int	errupt Vector I	D bits (pending	vector number	r is VECNUM +	· 8)					
	0111111 = In	nterrupt vector p	pending is Nun	nber 135								
	•											
	•											
	0000001 = In	nterrupt vector p	pending is Nur	nber 9								
	0000000 = In	nterrupt vector p	pending is Nun	nber 8								

9.2.2 IDLE MODE

Idle mode includes these features:

- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- · Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

9.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:256, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

9.4 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as the PMD bit does. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

REGISTER 10-9: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0
bit 7 bit							

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	U1CTSR<4:0>: Assign UART1 Clear-to-Send (U1CTS) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	U1RXR<4:0>: Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits

REGISTER 10-10: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 U2CTSR<4:0>: Assign UART2 Clear-to-Send (U2CTS) to the Corresponding RPn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 U2RXR<4:0>: Assign UART2 Receive (U2RX) to the Corresponding RPn Pin bits

REGISTER 15-1: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	1 = Transmit has not yet started, SPIxTXB is full0 = Transmit has started, SPIxTXB is empty
	In Standard Buffer mode: Automatically set in hardware when CPU writes the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR.
	In Enhanced Buffer mode: Automatically set in hardware when CPU writes the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write.
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	1 = Receive is complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty
	In Standard Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.
	In Enhanced Buffer mode:
	Automatically set in hardware when SPIx transfers data from SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

Note 1: If SPIEN = 1, these functions must be assigned to available RPn pins before use. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 18-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	CS1	—	—	—	ADDR10 ⁽¹⁾	ADDR9 ⁽¹⁾	ADDR8 ⁽¹⁾
bit 15							bit 8

| R/W-0 |
|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| ADDR7 ⁽¹⁾ | ADDR6 ⁽¹⁾ | ADDR5 ⁽¹⁾ | ADDR4 ⁽¹⁾ | ADDR3 ⁽¹⁾ | ADDR2 ⁽¹⁾ | ADDR1 ⁽¹⁾ | ADDR0 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

Legend:					
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

'0
"

- bit 14 CS1: Chip Select 1 bit
 - 1 = Chip Select 1 is active
 - 0 = Chip Select 1 is inactive
- bit 13-11 Unimplemented: Read as '0'
- bit 10-0 ADDR<10:0>: Parallel Port Destination Address bits⁽¹⁾
- Note 1: PMA<10:2> bits are not available on 28-pin devices.

REGISTER 18-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	—	—	PTEN10 ⁽¹⁾	PTEN9 ⁽¹⁾	PTEN8 ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN7 ⁽¹⁾	PTEN6 ⁽¹⁾	PTEN5 ⁽¹⁾	PTEN4 ⁽¹⁾	PTEN3 ⁽¹⁾	PTEN2 ⁽¹⁾	PTEN1	PTEN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	PTEN14: PMCS1 Strobe Enable bit
	1 = PMCS1 pin functions as chip select0 = PMCS1 pin functions as port I/O
bit 13-11	Unimplemented: Read as '0'
bit 10-2	PTEN<10:2>: PMP Address Port Enable bits ⁽¹⁾
	1 = PMA<10:2> function as PMP address lines0 = PMA<10:2> function as port I/O
bit 1-0	PTEN<1:0>: PMALH/PMALL Strobe Enable bits
	 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL 0 = PMA1 and PMA0 pads functions as port I/O

Note 1: PMA<10:2> bits are not available on 28-pin devices.

						DAVA	DAMA			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTRO			
bit 15							bit 8			
P/M-0	P/\//_0		P/M-0	P ///_0	P/\/_0	P///_0	P/\\/_0			
hit 7		ARTIS		ARTIS	ANTZ		AIXI IO bit 0			
Dit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	oit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
<u></u>										
bit 15	ALRMEN: Al	arm Enable bit								
	1 = Alarm is	enabled (clear	ed automatica	Illy after an ala	arm event whe	never ARPT<7	:0> = 00h and			
	CHIME =	= 0)								
	0 = Alarm is	disabled								
Dit 14	CHIME: Chim	ne Enable bit								
	1 = Chime is 0 = Chime is	disabled: ARP	<7:0> bits are T<7:0> bits atc	once they re	ach 00h	to FFN				
bit 13-10	AMASK<3:0	>: Alarm Mask	Configuration b	pits						
	0000 = Every	/ half second	5							
	0001 = Every	/ second								
	0010 = Every	/ 10 seconds								
	0011 = Every	/ minute								
	0100 = Every	/ hour								
	0110 = Once	a day								
	0111 = Once	a week								
	1000 = Once	a month	when configur	rad for Fabruar	v 20th anal a					
	1001 = Once 101x = Rese	e a year (except erved: do not us	when configur	red for Februar	y 29th, once ev	very 4 years)				
	11xx = Rese	rved; do not us	e							
bit 9-8	ALRMPTR<1	:0>: Alarm Valu	ie Register Wi	ndow Pointer b	oits					
	Points to the	corresponding A	larm Value reg	gisters when re	ading ALRMVA	LH and ALRM	/ALL registers;			
	the ALRMPT	R<1:0> value de	crements on e	very read or wr	ite of ALRMVA	LH until it reach	es '00'.			
	ALRMVAL<1	<u>5:8>:</u> IINI								
	01 = ALRMW	/D								
	10 = ALRMMNTH									
	11 = Unimplemented									
	ALRMVAL<7	LRMVAL<7:0>:								
	00 = ALRIVIS	EC R								
	10 = ALRMD	AY								
	11 = Unimple	emented								
bit 7-0	ARPT<7:0>:	Alarm Repeat (Counter Value	bits						
	11111111 =	Alarm will repe	at 255 more tir	nes						
	 00000000 -	Alarm will not r	eneat							
	The counter of	decrements on	any alarm eve	ent. The counte	er is prevented	from rolling ov	er from 00h to			
	FFh unless C	HIME = 1.				-				

REGISTER 19-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

REGISTER 23-1: C	CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REG	ISTER
------------------	--	-------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
			_	_	_		_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0
F							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-8	Unimplement	ted: Read as ')'				
bit 7	CVREN: Com	parator Voltage	e Reference E	nable bit			
	1 = CVREF cit	rcuit is powered	d on d down				
bit 6	CVROE: Com	parator VREF C	Dutput Enable	bit			
	1 = CVREF VC	ltage level is o	utput on the C	VREF pin			
	0 = CVREF VC	oltage level is d	isconnected fr	om the CVREF	oin		
bit 5	CVRR: Comp	arator VREF Ra	inge Selection	bit			
	1 = CVRSRC r	ange should b	e 0 to 0.625 C	VRSRC with CV	RSRC/24 step-s	ize	
	0 = CVRSRC r	ange should b	e 0.25 to 0.719	CVRSRC with (CVRSRC/32 ste	p-size	
bit 4	CVRSS: Com	parator VREF S	Source Selection	on bit			
	1 = Comparator reference source, CVRSRC = VREF - VREF						
hit 3-0	U = Comparator reference source, CVRSRC = AVDD - AVSS						
bit 0 0	$\nabla \mathbf{K} < 3: \mathbf{U} > 1$						
	$CVREF = (CVR<3:0>/24) \bullet (CVRSRC)$						
	When CVRR :	<u>= 0:</u>					
	$CVREF = 1/4 \bullet$	(CVRSRC) + (C	CVR<3:0>/32)	(CVRSRC)			

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call Subroutine	2	2	None
	CALL	Wn	Call Indirect Subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep
COM	COM	f	$f = \overline{f}$	1	1	N, Z
	СОМ	f,WREG	WREG = \overline{f}	1	1	N. Z
	COM	Ws.Wd	$Wd = \overline{Ws}$	1	1	N 7
CP	CP	f	Compare f with WREG	1	1	C DC N OV Z
01	CP	- Wb.#lit5	Compare Wb with lit5	1	1	C DC N OV Z
	CP	Wb.Ws	Compare Wb with Ws (Wb – Ws)	1	1	C DC N OV Z
CPO	CPO	f	Compare f with 0x0000	1	1	C DC N OV Z
010	CP0	Ws	Compare Ws with 0x0000	1	1	C, DC, N, OV, Z
CPB	CPB	f	Compare f with WREG with Borrow	1	1	C DC N OV Z
01.2	CPB	- Wb.#lit5	Compare Wb with lit5 with Borrow	1	1	C DC N OV Z
	CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C, DC, N, OV, Z
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if z	1	1 (2 or 3)	None
DAW	DAW.B	Wn	Wn = Decimal Adjust Wn	1	1	С
DEC	DEC	f	f = f -1	1	1	C, DC, N, OV, Z
	DEC	f,WREG	WREG = $f - 1$	1	1	C, DC, N, OV, Z
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z
	DEC2	f,WREG	WREG = $f - 2$	1	1	C, DC, N, OV, Z
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
DIV	DIV.SW	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
FBCL	FFBCL	Ws, Wnd	Find Bit Change from left (MSb) Side	1	1	None
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
FF1R	FF1R	Ws, Wnd	Find First One from Right (LSb) Side	1	1	С

TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature -40°C dTA d+85°C for Industrial -40°C dTA d+125°C for Extended					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
			Clock	Paramet	ers			
AD50	Tad	A/D Clock Period	75	_	_	ns	Tcy = 75 ns, AD1CON3 in default state	
AD51	tRC	A/D Internal RC Oscillator Period	—	250	—	ns		
			Conv	ersion R	ate			
AD55	tCONV	Conversion Time	_	12		TAD		
AD56	FCNV	Throughput Rate	—	—	500	ksps	AVDD t 2.7V	
AD57	tSAMP	Sample Time	—	1	—	TAD		
	Clock Parameters							
AD61	tPSS	Sample Start Delay from Setting Sample bit (SAMP)	2	_	3	TAD		

TABLE 27-21: A/D CONVERSION TIMING REQUIREMENTS⁽¹⁾

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	MILLIMETERS			
Dimens	ion Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	Α	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF		
Lead Thickness	С	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B