



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	21
Program Memory Size	48KB (16K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic24fj48ga002-i-ml">https://www.e-xfl.com/product-detail/microchip-technology/pic24fj48ga002-i-ml</a>

# PIC24FJ64GA004 FAMILY

**TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS**

Function	Pin Number			I/O	Input Buffer	Description
	28-Pin SPDIP/SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP			
AN0	2	27	19	I	ANA	A/D Analog Inputs.
AN1	3	28	20	I	ANA	
AN2	4	1	21	I	ANA	
AN3	5	2	22	I	ANA	
AN4	6	3	23	I	ANA	
AN5	7	4	24	I	ANA	
AN6	—	—	25	I	ANA	
AN7	—	—	26	I	ANA	
AN8	—	—	27	I	ANA	
AN9	26	23	15	I	ANA	
AN10	25	22	14	I	ANA	
AN11	24	21	11	I	ANA	
AN12	23	20	10	I	ANA	
ASCL1	15	12	42	I/O	I <sup>2</sup> C	Alternate I2C1 Synchronous Serial Clock Input/Output. <sup>(1)</sup>
ASDA1	14	11	41	I/O	I <sup>2</sup> C	Alternate I2C2 Synchronous Serial Clock Input/Output. <sup>(1)</sup>
AVDD	—	—	17	P	—	Positive Supply for Analog Modules.
AVSS	—	—	16	P	—	Ground Reference for Analog Modules.
C1IN-	6	3	23	I	ANA	Comparator 1 Negative Input.
C1IN+	7	4	24	I	ANA	Comparator 1 Positive Input.
C2IN-	4	1	21	I	ANA	Comparator 2 Negative Input.
C2IN+	5	2	22	I	ANA	Comparator 2 Positive Input.
CLKI	9	6	30	I	ANA	Main Clock Input Connection.
CLKO	10	7	31	O	—	System Clock Output.

**Legend:** TTL = TTL input buffer

ANA = Analog level input/output

ST = Schmitt Trigger input buffer

I<sup>2</sup>C™ = I<sup>2</sup>C/SMBus input buffer

**Note 1:** Alternative multiplexing when the I2C1SEL Configuration bit is cleared.

## 2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 “Oscillator Configuration”** for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.


Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site ([www.microchip.com](http://www.microchip.com)):

- AN826, “Crystal Oscillator Basics and Crystal Selection for rPIC™ and PICmicro® Devices”
- AN849, “Basic PICmicro® Oscillator Design”
- AN943, “Practical PICmicro® Oscillator Analysis and Design”
- AN949, “Making Your Oscillator Work”

**FIGURE 2-5: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT**



# PIC24FJ64GA004 FAMILY

## 3.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

1. 32-bit signed/16-bit signed divide
2. 32-bit unsigned/16-bit unsigned divide
3. 16-bit signed/16-bit signed divide
4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned `DIV` instructions can specify any W register for both the 16-bit divisor ( $W_n$ ), and any W register (aligned) pair ( $W(m+1):W_m$ ) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

## 3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided below in Table 3-2.

**TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION**

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

# PIC24FJ64GA004 FAMILY

---

NOTES:

# PIC24FJ64GA004 FAMILY

## REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
NSTDIS	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **NSTDIS:** Interrupt Nesting Disable bit  
1 = Interrupt nesting is disabled  
0 = Interrupt nesting is enabled
- bit 14-5    **Unimplemented:** Read as '0'
- bit 4        **MATHERR:** Arithmetic Error Trap Status bit  
1 = Overflow trap has occurred  
0 = Overflow trap has not occurred
- bit 3        **ADDRERR:** Address Error Trap Status bit  
1 = Address error trap has occurred  
0 = Address error trap has not occurred
- bit 2        **STKERR:** Stack Error Trap Status bit  
1 = Stack error trap has occurred  
0 = Stack error trap has not occurred
- bit 1        **OSCFAIL:** Oscillator Failure Trap Status bit  
1 = Oscillator failure trap has occurred  
0 = Oscillator failure trap has not occurred
- bit 0        **Unimplemented:** Read as '0'

# PIC24FJ64GA004 FAMILY

## REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE
bit 15							bit 8

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	—	T1IE	OC1IE	IC1IE	INT0IE <sup>(1)</sup>
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15-14 **Unimplemented:** Read as '0'
- bit 13 **AD1IE:** A/D Conversion Complete Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 12 **U1TXIE:** UART1 Transmitter Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 11 **U1RXIE:** UART1 Receiver Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 10 **SPI1IE:** SPI1 Transfer Complete Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 9 **SPF1IE:** SPI1 Fault Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 8 **T3IE:** Timer3 Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 7 **T2IE:** Timer2 Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 6 **OC2IE:** Output Compare Channel 2 Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 5 **IC2IE:** Input Capture Channel 2 Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 4 **Unimplemented:** Read as '0'
- bit 3 **T1IE:** Timer1 Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled

**Note 1:** If INTxIE = 1, this external interrupt input must be configured to an available RPN pin. See **Section 10.4 "Peripheral Pin Select (PPS)"** for more information.

# PIC24FJ64GA004 FAMILY

## REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	T4IP2	T4IP1	T4IP0	—	OC4IP2	OC4IP1	OC4IP0
bit 15				bit 8			

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	OC3IP2	OC3IP1	OC3IP0	—	—	—	—
bit 7				bit 0			

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 **T4IP<2:0>:** Timer4 Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•  
•  
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 11 **Unimplemented:** Read as '0'

bit 10-8 **OC4IP<2:0>:** Output Compare Channel 4 Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•  
•  
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 7 **Unimplemented:** Read as '0'

bit 6-4 **OC3IP<2:0>:** Output Compare Channel 3 Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

•  
•  
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3-0 **Unimplemented:** Read as '0'

# PIC24FJ64GA004 FAMILY

## 10.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW2<4>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

## 10.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control Peripheral Pin Selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '11111' and all RPORx registers reset to '00000', all Peripheral Pin Select inputs are tied to RP31 and all Peripheral Pin Select outputs are disconnected.

**Note:** In tying Peripheral Pin Select inputs to RP31, RP31 does not have to exist on a device for the registers to be reset to it.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in C or another high-level language, the unlock sequence should be performed by writing in-line assembly.

Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use.

Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that Peripheral Pin Select functions neither override analog inputs, nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as a digital I/O when used with a Peripheral Pin Select.

Example 10-2 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

### EXAMPLE 10-2: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

```
// Unlock Registers
__builtin_write_OSCCONL(OSCCON & 0xBF);

// Configure Input Functions (Table 10-2)
// Assign U1RX To Pin RP0
RPINR18bits.U1RXR = 0;
// Assign U1CTS To Pin RP1
RPINR18bits.U1CTSR = 1;
// Configure Output Functions (Table 10-3)
// Assign U1TX To Pin RP2
RPOR1bits.RP2R = 3;
// Assign U1RTS To Pin RP3
RPOR1bits.RP3R = 4;

// Lock Registers
__builtin_write_OSCCONL(OSCCON | 0x40);
```

# PIC24FJ64GA004 FAMILY

## REGISTER 10-7: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-5 **Unimplemented:** Read as '0'

bit 4-0 **IC5R<4:0>:** Assign Input Capture 5 (IC5) to the Corresponding RPn Pin bits

## REGISTER 10-8: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-13 **Unimplemented:** Read as '0'

bit 12-8 **OCFBR<4:0>:** Assign Output Compare Fault B (OCFB) to the Corresponding RPn Pin bits

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **OCFAR<4:0>:** Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits

# PIC24FJ64GA004 FAMILY

## 14.3 Pulse-Width Modulation Mode

**Note:** This peripheral contains input and output functions that may need to be configured by the Peripheral Pin Select. See **Section 10.4 “Peripheral Pin Select (PPS)”** for more information.

The following steps should be taken when configuring the output compare module for PWM operation:

1. Set the PWM period by writing to the selected Timery Period register (PRy).
2. Set the PWM duty cycle by writing to the OCxRS register.
3. Write the OCxR register with the initial duty cycle.
4. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
5. Configure the output compare module for one of two PWM Operation modes by writing to the Output Compare Mode bits, OCM<2:0> (OCxCON<2:0>).
6. Set the TMRY prescale value and enable the time base by setting TON (TyCON<15>) = 1.

**Note:** The OCxR register should be initialized before the output compare module is first enabled. The OCxR register becomes a read-only Duty Cycle register when the module is operated in the PWM modes. The value held in OCxR will become the PWM duty cycle for the first PWM period. The contents of the Output Compare x Secondary register, OCxRS, will not be transferred into OCxR until a time base period match occurs.

### 14.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timery Period register. The PWM period can be calculated using Equation 14-1.

### EQUATION 14-1: CALCULATING THE PWM PERIOD<sup>(1)</sup>

$$\text{PWM Period} = [\text{PRy} + 1] \cdot \text{TCY} \cdot (\text{Timer Prescale Value})$$

Where:

$$\text{PWM Frequency} = 1/[\text{PWM Period}]$$

**Note 1:** Based on TCY = 2 \* TOSC; Doze mode and PLL are disabled.

**Note:** A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

### 14.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a match between PRy and TMRY occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitch-less PWM operation. In the PWM mode, OCxR is a read-only register.

Some important boundary parameters of the PWM duty cycle include:

- If the Output Compare x register, OCxR, is loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PRy (Timery Period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PRy, the OCx pin will be low for one time base count value and high for all other count values.

See Example 14-1 for PWM mode timing details. Table 14-1 and Table 14-2 show example PWM frequencies and resolutions for a device operating at 4 and 16 MIPS.

### EQUATION 14-2: CALCULATION FOR MAXIMUM PWM RESOLUTION<sup>(1)</sup>

$$\text{Maximum PWM Resolution (bits)} = \frac{\log_{10} \left( \frac{\text{FCY}}{\text{FPWM} \cdot (\text{Timer Prescale Value})} \right)}{\log_{10}(2)} \text{ bits}$$

**Note 1:** Based on FCY = FOSC/2; Doze mode and PLL are disabled.

# PIC24FJ64GA004 FAMILY

## REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT <sup>(1)</sup>	TRSTAT	—	—	—	BCL	GCSTAT	ADD10
bit 15						bit 8	

R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D/Ā	P	S	R/W	RBF	TBF
bit 7							bit 0

<b>Legend:</b>	C = Clearable bit	HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown
HSC = Hardware Settable/Clearable bit		

- bit 15 **ACKSTAT:** Acknowledge Status bit<sup>(1)</sup>  
 1 = NACK was detected last  
 0 = ACK was detected last  
 Hardware is set or clear at the end of Acknowledge.
- bit 14 **TRSTAT:** Transmit Status bit (when operating as I<sup>2</sup>C™ master, applicable to master transmit operation)  
 1 = Master transmit is in progress (8 bits + ACK)  
 0 = Master transmit is not in progress  
 Hardware is set at the beginning of master transmission. Hardware is clear at the end of slave Acknowledge.
- bit 13-11 **Unimplemented:** Read as '0'
- bit 10 **BCL:** Master Bus Collision Detect bit  
 1 = A bus collision has been detected during a master operation  
 0 = No collision  
 Hardware is set at the detection of bus collision.
- bit 9 **GCSTAT:** General Call Status bit  
 1 = General call address was received  
 0 = General call address was not received  
 Hardware is set when an address matches the general call address. Hardware is clear at Stop detection.
- bit 8 **ADD10:** 10-Bit Address Status bit  
 1 = 10-bit address was matched  
 0 = 10-bit address was not matched  
 Hardware is set at the match of the 2nd byte of matched 10-bit address. Hardware is clear at Stop detection.
- bit 7 **IWCOL:** I2Cx Write Collision Detect bit  
 1 = An attempt to write to the I2CxTRN register failed because the I<sup>2</sup>C module is busy  
 0 = No collision  
 Hardware is set at the occurrence of a write to I2CxTRN while busy (cleared by software).
- bit 6 **I2COV:** I2Cx Receive Overflow Flag bit  
 1 = A byte was received while the I2CxRCV register is still holding the previous byte  
 0 = No overflow  
 Hardware is set at an attempt to transfer I2CxRSR to I2CxRCV (cleared by software).

**Note 1:** In both Master and Slave modes, the ACKSTAT bit is only updated when transmitting data resulting in the reception of an ACK or NACK from another device. Do not check the state of ACKSTAT when receiving data, either as a slave or a master. Reading ACKSTAT after receiving address or data bytes returns an invalid result.

# PIC24FJ64GA004 FAMILY

## REGISTER 19-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0
bit 15						bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0
bit 7						bit 0	

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **ALRMEN:** Alarm Enable bit  
 1 = Alarm is enabled (cleared automatically after an alarm event whenever ARPT<7:0> = 00h and CHIME = 0)  
 0 = Alarm is disabled
- bit 14      **CHIME:** Chime Enable bit  
 1 = Chime is enabled; ARPT<7:0> bits are allowed to roll over from 00h to FFh  
 0 = Chime is disabled; ARPT<7:0> bits stop once they reach 00h
- bit 13-10    **AMASK<3:0>:** Alarm Mask Configuration bits  
 0000 = Every half second  
 0001 = Every second  
 0010 = Every 10 seconds  
 0011 = Every minute  
 0100 = Every 10 minutes  
 0101 = Every hour  
 0110 = Once a day  
 0111 = Once a week  
 1000 = Once a month  
 1001 = Once a year (except when configured for February 29th, once every 4 years)  
 101x = Reserved; do not use  
 11xx = Reserved; do not use
- bit 9-8      **ALRMPTR<1:0>:** Alarm Value Register Window Pointer bits  
 Points to the corresponding Alarm Value registers when reading ALRMVALH and ALRMVALL registers; the ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches '00'.  
ALRMVAL<15:8>:  
 00 = ALRMMIN  
 01 = ALRMWD  
 10 = ALRMMNTH  
 11 = Unimplemented  
ALRMVAL<7:0>:  
 00 = ALRMSEC  
 01 = ALRMHR  
 10 = ALRMDAY  
 11 = Unimplemented
- bit 7-0      **ARPT<7:0>:** Alarm Repeat Counter Value bits  
 11111111 = Alarm will repeat 255 more times  
 ...  
 00000000 = Alarm will not repeat  
 The counter decrements on any alarm event. The counter is prevented from rolling over from 00h to FFh unless CHIME = 1.

# PIC24FJ64GA004 FAMILY

## 20.3 Registers

There are four registers used to control programmable CRC operation:

- CRCCON
- CRCXOR
- CRCDAT
- CRCWDAT

### REGISTER 20-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
—	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15							bit 8

R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCFUL	CRCMPT	—	CRCGO	PLEN3	PLEN2	PLEN1	PLEN0
bit 7							bit 0

#### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-14 **Unimplemented:** Read as '0'

bit 13 **CSIDL:** CRC Stop in Idle Mode bit

1 = Discontinues module operation when device enters Idle mode

0 = Continues module operation in Idle mode

bit 12-8 **VWORD<4:0>:** Pointer Value bits

Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<3:0> > 7 or 16 when PLEN<3:0> ≤ 7.

bit 7 **CRCFUL:** CRC FIFO Full bit

1 = FIFO is full

0 = FIFO is not full

bit 6 **CRCMPT:** CRC FIFO Empty Bit

1 = FIFO is empty

0 = FIFO is not empty

bit 5 **Unimplemented:** Read as '0'

bit 4 **CRCGO:** CRC Start bit

1 = Starts CRC serial shifter

0 = CRC serial shifter is turned off

bit 3-0 **PLEN<3:0>:** Polynomial Length bits

Denotes the length of the polynomial to be generated minus 1.

# PIC24FJ64GA004 FAMILY

## REGISTER 21-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	—	—	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **ADRC:** A/D Conversion Clock Source bit

1 = A/D internal RC clock

0 = Clock derived from system clock

bit 14-13 **Unimplemented:** Read as '0'

bit 12-8 **SAMC<4:0>:** Auto-Sample Time bits

11111 = 31 TAD

.....

00001 = 1 TAD

00000 = 0 TAD (not recommended)

bit 7-0 **ADCS<7:0>:** A/D Conversion Clock Select bits

11111111

..... = Reserved

01000000

00111111 = 64 • T<sub>CY</sub>

.....


00000001 = 2 • T<sub>CY</sub>

00000000 = T<sub>CY</sub>

## 22.0 COMPARATOR MODULE

**Note:** This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the “PIC24F Family Reference Manual”, “Output Compare” (DS39706).

**FIGURE 22-1: COMPARATOR I/O OPERATING MODES**



**Note 1:** This peripheral's outputs must be assigned to an available RPN pin before use. Please see **Section 10.4 "Peripheral Pin Select (PPS)"** for more information.

## 23.0 COMPARATOR VOLTAGE REFERENCE

**Note:** This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the “PIC24F Family Reference Manual”, “Comparator Voltage Reference Module” (DS39709).

### 23.1 Configuring the Comparator Voltage Reference


The comparator voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides two ranges of

output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

**FIGURE 23-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM**



# PIC24FJ64GA004 FAMILY

## REGISTER 24-4: DEVREV: DEVICE REVISION REGISTER

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23							bit 16

U	U	U	U	U	U	U	R
—	—	—	—	—	—	—	MAJRV2
bit 15							bit 8

R	R	U	U	U	R	R	R
MAJRV1	MAJRV0	—	—	—	DOT2	DOT1	DOT0
bit 7							bit 0

<b>Legend:</b> R = Read-only bit	U = Unimplemented bit
----------------------------------	-----------------------


- bit 23-9      **Unimplemented:** Read as '0'
- bit 8-6      **MAJRV<2:0>:** Major Revision Identifier bits
- bit 5-3      **Unimplemented:** Read as '0'
- bit 2-0      **DOT<2:0>:** Minor Revision Identifier bits

# PIC24FJ64GA004 FAMILY


## 28.0 PACKAGING INFORMATION

### 28.1 Package Marking Information


28-Lead SPDIP (.300")




Example



28-Lead SSOP (5.30 mm)




Example



28-Lead SOIC (7.50 mm)



Example




<b>Legend:</b>	XX...X	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	*	Pb-free JEDEC designator for Matte Tin (Sn)
		This package is Pb-free. The Pb-free JEDEC designator ( <sup>(e3)</sup> ) can be found on the outer packaging for this package.

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

# PIC24FJ64GA004 FAMILY

## 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-103C Sheet 1 of 2

# PIC24FJ64GA004 FAMILY

## P

Packaging	
Details .....	253
Marking .....	251
Parallel Master Port. <i>See</i> PMP.	
Peripheral Enable Bits .....	104
Peripheral Module Disable (PMD) Bits .....	104
Peripheral Pin Select (PPS) .....	107
Available Peripherals and Pins .....	107
Configuration Control .....	109
Considerations for Use .....	110
Input Mapping .....	107
Mapping Exceptions .....	109
Output Mapping .....	109
Peripheral Priority .....	107
Registers .....	111–124
Pinout Descriptions .....	11–16
PMSLP Bit	
and Wake-up Time .....	103
Power Supply Pins .....	18
Power-Saving Features .....	103
Clock Frequency and Switching .....	103
Instruction-Based Modes .....	103
Selective Peripheral Power Control .....	104
Power-up Requirements .....	216
Product Identification System .....	275
Program Memory	
Access Using Table Instructions .....	45
Address Construction .....	43
Address Space .....	29
Flash Configuration Words .....	30
Memory Map .....	29
Organization .....	30
Program Space Visibility (PSV) .....	46
Program Verification .....	218
Pulse-Width Modulation. <i>See</i> PWM.	

## R

Reader Response .....	274
Register Maps	
A/D Converter (ADC) .....	39
Clock Control .....	42
CPU Core .....	33
CRC .....	40
Dual Comparator .....	40
I <sup>2</sup> C .....	36
ICN .....	33
Input Capture .....	35
Interrupt Controller .....	34
NVM .....	42
Output Compare .....	36
Pad Configuration .....	38
Parallel Master/Slave Port .....	40
Peripheral Pin Select (PPS) .....	41
PMD .....	42
PORTA .....	38
PORTB .....	38
PORTC .....	38
Real-Time Clock and Calendar (RTCC) .....	40
SPI .....	37
Timers .....	35
UART .....	37

## Registers

AD1CHS (A/D Input Select) .....	198
AD1CON1 (A/D Control 1) .....	195
AD1CON2 (A/D Control 2) .....	196
AD1CON3 (A/D Control 3) .....	197
AD1CSSL (A/D Input Scan Select) .....	199
AD1PCFG (A/D Port Configuration) .....	199
ALCFGRPT (Alarm Configuration) .....	181
ALMINSEC (Alarm Minutes and Seconds Value) .....	185
ALMTHDY (Alarm Month and Day Value) .....	184
ALWDHR (Alarm Weekday and Hours Value) .....	185
CLKDIV (Clock Divider) .....	99
CMCON (Comparator Control) .....	204
CORCON (CPU Control) .....	27, 63
CRCCON (CRC Control) .....	191
CRCXOR (CRC XOR Polynomial) .....	192
CVRCON (Comparator Voltage Reference Control) .....	208
CW1 (Flash Configuration Word 1) .....	210
CW2 (Flash Configuration Word 2) .....	212
DEVID (Device ID) .....	213
DEVREV (Device Revision) .....	214
I2CxCON (I2Cx Control) .....	154
I2CxMSK (I2Cx Slave Mode Address Mask) .....	157
I2CxSTAT (I2Cx Status) .....	156
ICxCON (Input Capture x Control) .....	134
IEC0 (Interrupt Enable Control 0) .....	72
IEC1 (Interrupt Enable Control 1) .....	74
IEC2 (Interrupt Enable Control 2) .....	75
IEC3 (Interrupt Enable Control 3) .....	76
IEC4 (Interrupt Enable Control 4) .....	77
IFS0 (Interrupt Flag Status 0) .....	66
IFS1 (Interrupt Flag Status 1) .....	68
IFS2 (Interrupt Flag Status 2) .....	69
IFS3 (Interrupt Flag Status 3) .....	70
IFS4 (Interrupt Flag Status 4) .....	71
INTCON1 (Interrupt Control 1) .....	64
INTCON2 (Interrupt Control 2) .....	65
INTREG (Interrupt Control and Status) .....	93
IPC0 (Interrupt Priority Control 0) .....	78
IPC1 (Interrupt Priority Control 1) .....	79
IPC10 (Interrupt Priority Control 10) .....	88
IPC11 (Interrupt Priority Control 11) .....	88
IPC12 (Interrupt Priority Control 12) .....	89
IPC15 (Interrupt Priority Control 15) .....	90
IPC16 (Interrupt Priority Control 16) .....	91
IPC18 (Interrupt Priority Control 18) .....	92
IPC2 (Interrupt Priority Control 2) .....	80
IPC3 (Interrupt Priority Control 3) .....	81
IPC4 (Interrupt Priority Control 4) .....	82
IPC5 (Interrupt Priority Control 5) .....	83
IPC6 (Interrupt Priority Control 6) .....	84
IPC7 (Interrupt Priority Control 7) .....	85
IPC8 (Interrupt Priority Control 8) .....	86
IPC9 (Interrupt Priority Control 9) .....	87
MINSEC (RTCC Minutes and Seconds Value) .....	183
MTHDY (RTCC Month and Day Value) .....	182
NVMCON (Flash Memory Control) .....	49
OCxCON (Output Compare x Control) .....	139
OSCCON (Oscillator Control) .....	97
OSCTUN (FRC Oscillator Tune) .....	100