

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | I <sup>2</sup> C, PMP, SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, LVD, POR, PWM, WDT                                    |
| Number of I/O              | 21  |
| Program Memory Size        | 48KB (16K x 24)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 8K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V   |
| Data Converters            | A/D 10x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 28-SOIC (0.295", 7.50mm Width)  |
| Supplier Device Package    | 28-SOIC   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic24fj48ga002-i-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 3.0 CPU

| Note: | This data sheet summarizes the features of this group of PIC24F devices. It is not |
|-------|--|
|       | intended to be a comprehensive reference   |
|       | source. For more information, refer to the   |
|       | "PIC24F Family Reference Manual",  |
|       | "CPU" (DS39703).   |

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K word boundary defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit, integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete, but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A "block diagram of the CPU is shown in Figure 3-1.

## 3.1 Programmer's Model

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. A description of each register is provided in Table 3-1. All registers associated with the programmer's model are memory mapped.

### TABLE 4-17: PARALLEL MASTER/SLAVE PORT REGISTER MAP

|              |      |        |        |        |         | -       |        |                |              |                |              |        |        |        |        |        |        |               |
|--------------|------|--------|--------|--------|---------|---------|--------|----------------|--------------|----------------|--------------|--------|--------|--------|--------|--------|--------|---------------|
| File<br>Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12  | Bit 11  | Bit 10 | Bit 9          | Bit 8        | Bit 7          | Bit 6        | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | All<br>Resets |
| PMCON        | 0600 | PMPEN  |        | PSIDL  | ADRMUX1 | ADRMUX0 | PTBEEN | PTWREN         | PTRDEN       | CSF1           | CSF0         | ALP    |        | CS1P   | BEP    | WRSP   | RDSP   | 0000          |
| PMMODE       | 0602 | BUSY   | IRQM1  | IRQM0  | INCM1   | INCM0   | MODE16 | MODE1          | MODE0        | WAITB1         | WAITB0       | WAITM3 | WAITM2 | WAITM1 | WAITM0 | WAITE1 | WAITE0 | 0000          |
| PMADDR       | 0604 |        | CS1    | _      | _       | _       | ADDR10 | ADDR9          | ADDR8        | ADDR7          | ADDR6        | ADDR5  | ADDR4  | ADDR3  | ADDR2  | ADDR1  | ADDR0  | 0000          |
| PMDOUT1      |      |        |        |        |         |         | Pa     | rallel Port D  | ata Out Reg  | jister 1 (Buff | fers 0 and 1 | )      |        |        |        |        |        | 0000          |
| PMDOUT2      | 0606 |        |        |        |         |         | Pa     | rallel Port D  | ata Out Reg  | jister 2 (Buff | fers 2 and 3 | )      |        |        |        |        |        | 0000          |
| PMDIN1       | 0608 |        |        |        |         |         | Pa     | arallel Port [ | Data In Regi | ster 1 (Buffe  | ers 0 and 1) |        |        |        |        |        |        | 0000          |
| PMDIN2       | 060A |        |        |        |         |         | Pa     | arallel Port [ | Data In Regi | ster 2 (Buffe  | ers 2 and 3) |        |        |        |        |        |        | 0000          |
| PMAEN        | 060C |        | PTEN14 | _      | _       | _       | PTEN10 | PTEN9          | PTEN8        | PTEN7          | PTEN6        | PTEN5  | PTEN4  | PTEN3  | PTEN2  | PTEN1  | PTEN0  | 0000          |
| PMSTAT       | 060E | IBF    | IBOV   | —      | _       | IB3F    | IB2F   | IB1F           | IB0F         | OBE            | OBUF         | _      | _      | OB3E   | OB2E   | OB1E   | OB0E   | 0000          |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-18: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

| File<br>Name | Addr | Bit 15 | Bit 14 | Bit 13  | Bit 12  | Bit 11  | Bit 10  | Bit 9          | Bit 8         | Bit 7     | Bit 6     | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|--------------|------|--------|--------|---------|---------|---------|---------|----------------|---------------|-----------|-----------|-------|-------|-------|-------|-------|-------|---------------|
| ALRMVAL      | 0620 |        |        |         |         |         | Alarm \ | /alue Register | Window Base   | ed on ALR | MPTR<1:0  | >     |       |       |       |       |       | xxxx          |
| ALCFGRPT     | 0622 | ALRMEN | CHIME  | AMASK3  | AMASK2  | AMASK1  | AMASK0  | ALRMPTR1       | ALRMPTR0      | ARPT7     | ARPT6     | ARPT5 | ARPT4 | ARPT3 | ARPT2 | ARPT1 | ARPT0 | 0000          |
| RTCVAL       | 0624 |        |        |         |         |         | RTCC    | Value Registe  | er Window Bas | sed on RT | CPTR<1:0> | >     |       |       |       |       |       | xxxx          |
| RCFGCAL      | 0626 | RTCEN  |        | RTCWREN | RTCSYNC | HALFSEC | RTCOE   | RTCPTR1        | RTCPTR0       | CAL7      | CAL6      | CAL5  | CAL4  | CAL3  | CAL2  | CAL1  | CAL0  | 0000          |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-19: DUAL COMPARATOR REGISTER MAP

| File<br>Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9   | Bit 8   | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|--------------|------|--------|--------|--------|--------|--------|--------|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|---------------|
| CMCON        | 0630 | CMIDL  | _      | C2EVT  | C1EVT  | C2EN   | C1EN   | C2OUTEN | C1OUTEN | C2OUT | C10UT | C2INV | C1INV | C2NEG | C2POS | C1NEG | C1POS | 0000          |
| CVRCON       | 0632 | —      | _      | _      | —      | _      |        | _       | —       | CVREN | CVROE | CVRR  | CVRSS | CVR3  | CVR2  | CVR1  | CVR0  | 0000          |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-20: CRC REGISTER MAP

| File<br>Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8       | Bit 7        | Bit 6  | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All<br>Resets |
|--------------|------|--------|--------|--------|--------|--------|--------|--------|-------------|--------------|--------|-------|-------|-------|-------|-------|-------|---------------|
| CRCCON       | 0640 | _      | _      | CSIDL  | VWORD4 | VWORD3 | VWORD2 | VWORD1 | VWORD0      | CRCFUL       | CRCMPT | _     | CRCGO | PLEN3 | PLEN2 | PLEN1 | PLEN0 | 0040          |
| CRCXOR       | 0642 | X15    | X14    | X13    | X12    | X11    | X10    | X9     | X8          | X7           | X6     | X5    | X4    | X3    | X2    | X1    | _     | 0000          |
| CRCDAT       | 0644 |        |        |        |        |        |        | (      | CRC Data Ir | nput Registe | er     |       |       |       |       |       |       | 0000          |
| CRCWDAT      | 0646 |        |        |        |        |        |        |        | CRC Res     | ult Register |        |       |       |       |       |       |       | 0000          |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### 4.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.


Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).
 In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'. In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

**Note:** Only table read operations will execute in the configuration memory space, and only then, in implemented areas, such as the Device ID. Table write operations are not allowed.



## 5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused addresses should be programmed with FFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

**Note:** Writing to a location multiple times without erasing it is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

### 5.3 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the Program Executive (PE), to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

### 5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.5 "Programming Operations"** for further details.

### 5.5 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

Configuration Word values are stored in the last two locations of program memory. Performing a page erase operation on the last page of program memory clears these values and enables code protection. As a result, avoid performing page erase operations on the last page of program memory.

### REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

| U-0          | R/W-1              | R/W-0                           | R/W-0           | U-0               | R/W-1            | R/W-0           | R/W-0   |  |  |  |  |
|--------------|--------------------|---------------------------------|-----------------|-------------------|------------------|-----------------|---------|--|--|--|--|
| _            | U2TXIP2            | U2TXIP1                         | U2TXIP0         |                   | U2RXIP2          | U2RXIP1         | U2RXIP0 |  |  |  |  |
| oit 15       |                    | 1                               |                 |                   |                  |                 | bit 8   |  |  |  |  |
|              |                    |                                 |                 |                   |                  |                 |         |  |  |  |  |
| U-0          | R/W-1              | R/W-0                           | R/W-0           | U-0               | R/W-1            | R/W-0           | R/W-0   |  |  |  |  |
| —            | INT2IP2            | INT2IP1                         | INT2IP0         | —                 | T5IP2            | T5IP1           | T5IP0   |  |  |  |  |
| bit 7        |                    |                                 |                 |                   |                  |                 | bit     |  |  |  |  |
| Legend:      |                    |                                 |                 |                   |                  |                 |         |  |  |  |  |
| R = Readab   | le bit             | W = Writable I                  | oit             | U = Unimpler      | nented bit, read | d as '0'        |         |  |  |  |  |
| -n = Value a | t POR              | '1' = Bit is set                |                 | '0' = Bit is cle  | ared             | x = Bit is unkr | iown    |  |  |  |  |
| bit 15       | Unimplomon         | nted: Read as 'o                | \ <sup>3</sup>  |                   |                  |                 |         |  |  |  |  |
| bit 14-12    | -                  | <ul> <li>UART2 Trans</li> </ul> |                 | nt Priority hits  |                  |                 |         |  |  |  |  |
|              |                    | pt is Priority 7 (I             |                 |                   |                  |                 |         |  |  |  |  |
|              | •                  |                                 | 5               | , <del>.</del> ., |                  |                 |         |  |  |  |  |
|              | •                  |                                 |                 |                   |                  |                 |         |  |  |  |  |
|              | •<br>001 = Interru | pt is Priority 1                |                 |                   |                  |                 |         |  |  |  |  |
|              |                    | pt source is disa               | abled           |                   |                  |                 |         |  |  |  |  |
| bit 11       | Unimplemen         | Unimplemented: Read as '0'      |                 |                   |                  |                 |         |  |  |  |  |
| bit 10-8     | U2RXIP<2:0         | >: UART2 Rece                   | iver Interrupt  | Priority bits     |                  |                 |         |  |  |  |  |
|              | 111 = Interru      | pt is Priority 7 (I             | nighest priorit | y interrupt)      |                  |                 |         |  |  |  |  |
|              | •                  |                                 |                 |                   |                  |                 |         |  |  |  |  |
|              | •                  |                                 |                 |                   |                  |                 |         |  |  |  |  |
|              | 001 = Interru      | pt is Priority 1                |                 |                   |                  |                 |         |  |  |  |  |
|              |                    | pt source is disa               | abled           |                   |                  |                 |         |  |  |  |  |
| bit 7        | Unimplemen         | ted: Read as '0                 | )'              |                   |                  |                 |         |  |  |  |  |
| bit 6-4      | INT2IP<2:0>        | : External Interr               | upt 2 Priority  | bits              |                  |                 |         |  |  |  |  |
|              | 111 = Interru      | pt is Priority 7 (I             | nighest priorit | y interrupt)      |                  |                 |         |  |  |  |  |
|              | •                  |                                 |                 |                   |                  |                 |         |  |  |  |  |
|              | •                  |                                 |                 |                   |                  |                 |         |  |  |  |  |
|              | 001 = Interru      | pt is Priority 1                |                 |                   |                  |                 |         |  |  |  |  |
|              | 000 = Interru      | pt source is disa               | abled           |                   |                  |                 |         |  |  |  |  |
| bit 3        | Unimplemen         | nted: Read as '0                | )'              |                   |                  |                 |         |  |  |  |  |
| bit 2-0      |                    | imer5 Interrupt                 | -               |                   |                  |                 |         |  |  |  |  |
|              | 111 = Interru      | pt is Priority 7 (I             | nighest priorit | y interrupt)      |                  |                 |         |  |  |  |  |
|              | •                  |                                 |                 |                   |                  |                 |         |  |  |  |  |
|              | •                  |                                 |                 |                   |                  |                 |         |  |  |  |  |
|              | 001 = Interru      | nt is Priority 1                |                 |                   |                  |                 |         |  |  |  |  |
|              |                    | pt source is disa               |                 |                   |                  |                 |         |  |  |  |  |

### REGISTER 7-27: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

|              | _   | _  | -                         |                  |                 |                 |         |
|--------------|---|--|---------------------------|------------------|-----------------|-----------------|---------|
| U-0          | U-0   | U-0  | U-0                       | U-0              | R/W-1           | R/W-0           | R/W-0   |
| _            | _   | _  | —                         | _                | MI2C2P2         | MI2C2P1         | MI2C2P0 |
| bit 15       |   |  | ·                         |                  | ·               |                 | bit     |
|              |   |  |                           |                  |                 |                 |         |
| U-0          | R/W-1   | R/W-0  | R/W-0                     | U-0              | U-0             | U-0             | U-0     |
|              | SI2C2P2   | SI2C2P1  | SI2C2P0                   |                  | <u> </u>        |                 | —       |
| bit 7        |   |  |                           |                  |                 |                 | bit (   |
|              |   |  |                           |                  |                 |                 |         |
| Legend:      |   |  |                           |                  |                 |                 |         |
| R = Readab   | le bit  | W = Writable   | bit                       | U = Unimpler     | mented bit, rea | d as '0'        |         |
| -n = Value a | t POR   | '1' = Bit is set   |                           | '0' = Bit is cle | ared            | x = Bit is unkr | nown    |
| bit 7        | 111 = Interru<br>•<br>•<br>001 = Interru<br>000 = Interru | >: Master I2C2<br>pt is Priority 7 (<br>pt is Priority 1<br>pt source is dis<br>nted: Read as 'o | highest priority<br>abled | •                |                 |                 |         |
| bit 6-4      | -   | Slave I2C2 E   |                           | Priority hits    |                 |                 |         |
| DIL 0-4      | 111 = Interru<br>•<br>•<br>001 = Interru                  | pt is Priority 1<br>pt is Priority 1<br>pt source is dis   | highest priority          | •                |                 |                 |         |
| bit 3-0      | Unimplemen  | ted: Read as '   | כ'                        |                  |                 |                 |         |
|              |   |  |                           |                  |                 |                 |         |

### REGISTER 10-25: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

| U-0    | U-0 | U-0 | R/W-0                 | R/W-0                 | R/W-0                 | R/W-0                 | R/W-0                 |
|--------|-----|-----|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| —      | —   | —   | RP21R4 <sup>(1)</sup> | RP21R3 <sup>(1)</sup> | RP21R2 <sup>(1)</sup> | RP21R1 <sup>(1)</sup> | RP21R0 <sup>(1)</sup> |
| bit 15 |     |     |                       |                       |                       |                       | bit 8                 |

| U-0   | U-0 | U-0 | R/W-0                 | R/W-0                 | R/W-0                 | R/W-0                 | R/W-0                 |
|-------|-----|-----|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
|       | —   | —   | RP20R4 <sup>(1)</sup> | RP20R3 <sup>(1)</sup> | RP20R2 <sup>(1)</sup> | RP20R1 <sup>(1)</sup> | RP20R0 <sup>(1)</sup> |
| bit 7 |     |     |                       |                       |                       |                       | bit 0                 |

| Legend:           |                  |                        |                    |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared   | x = Bit is unknown |

| bit 15-13 | Unimplemented: Read as '0'   |
|-----------|--|
| bit 12-8  | <b>RP21R&lt;4:0&gt;:</b> Peripheral Output Function is Assigned to RP21 Output Pin bits <sup>(1)</sup> |
|           | (see Table 10-3 for peripheral function numbers)   |

| bit 7-5 | Unimplemented: Read as '0' |  |
|---------|----------------------------|--|
| bit 7-5 | Unimplemented: Read as '0' |  |

bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin bits<sup>(1)</sup> (see Table 10-3 for peripheral function numbers)

| U-0    | U-0 | U-0 | R/W-0                 | R/W-0                 | R/W-0                 | R/W-0                 | R/W-0                 |
|--------|-----|-----|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
|        | _   | _   | RP23R4 <sup>(1)</sup> | RP23R3 <sup>(1)</sup> | RP23R2 <sup>(1)</sup> | RP23R1 <sup>(1)</sup> | RP23R0 <sup>(1)</sup> |
| bit 15 |     |     |                       |                       |                       |                       | bit 8                 |
|        |     |     |                       |                       |                       |                       |                       |
| U-0    | U-0 | U-0 | R/W-0                 | R/W-0                 | R/W-0                 | R/W-0                 | R/W-0                 |
|        | —   | —   | RP22R4 <sup>(1)</sup> | RP22R3 <sup>(1)</sup> | RP22R2 <sup>(1)</sup> | RP22R1 <sup>(1)</sup> | RP22R0 <sup>(1)</sup> |
| bit 7  |     |     |                       |                       |                       |                       | bit 0                 |

### REGISTER 10-26: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

| Legend:           |                  |                       |                                    |  |  |
|-------------------|------------------|-----------------------|------------------------------------|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | U = Unimplemented bit, read as '0' |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | Bit is cleared x = Bit is unknown  |  |  |

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP23R<4:0>:** Peripheral Output Function is Assigned to RP23 Output Pin bits<sup>(1)</sup> (see Table 10-3 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP22R<4:0>:** Peripheral Output Function is Assigned to RP22 Output Pin bits<sup>(1)</sup> (see Table 10-3 for peripheral function numbers)

Note 1: These bits are only available on the 44-pin devices; otherwise, they read as '0'.

Note 1: These bits are only available on the 44-pin devices; otherwise, they read as '0'.

NOTES:

## 13.1 Input Capture Registers

### REGISTER 13-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

| U-0    | U-0   | R/W-0  | U-0     | U-0     | U-0                 | U-0                 | U-0                 |
|--------|-------|--------|---------|---------|---------------------|---------------------|---------------------|
| —      | —     | ICSIDL | —       | —       | —                   | —                   |                     |
| bit 15 |       |        |         |         |                     |                     | bit 8               |
|        |       |        |         |         |                     |                     |                     |
| R/W-0  | R/W-0 | R/W-0  | R-0, HC | R-0, HC | R/W-0               | R/W-0               | R/W-0               |
| ICTMR  | ICI1  | ICI0   | ICOV    | ICBNE   | ICM2 <sup>(1)</sup> | ICM1 <sup>(1)</sup> | ICM0 <sup>(1)</sup> |
| bit 7  | •     | •      | •       | •       |                     | •                   | bit 0               |
|        |       |        |         |         |                     |                     |                     |

| Legend:           | HC = Hardware Clearable bit |                                    |                    |  |  |
|-------------------|-----------------------------|------------------------------------|--------------------|--|--|
| R = Readable bit  | W = Writable bit            | U = Unimplemented bit, read as '0' |                    |  |  |
| -n = Value at POR | '1' = Bit is set            | '0' = Bit is cleared               | x = Bit is unknown |  |  |

| bit 15-14 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 13    | ICSIDL: Input Capture x Stop in Idle Control bit  |
|           | <ul> <li>1 = Input capture module will halt in CPU Idle mode</li> <li>0 = Input capture module will continue to operate in CPU Idle mode</li> </ul>   |
| bit 12-8  | Unimplemented: Read as '0'  |
| bit 7     | ICTMR: Input Capture x Timer Select bit   |
|           | <ul> <li>1 = TMR2 contents are captured on capture event</li> <li>0 = TMR3 contents are captured on capture event</li> </ul>  |
| bit 6-5   | ICI<1:0>: Select Number of Captures per Interrupt bits  |
|           | <ul> <li>11 = Interrupt on every fourth capture event</li> <li>10 = Interrupt on every third capture event</li> <li>01 = Interrupt on every second capture event</li> <li>00 = Interrupt on every capture event</li> </ul>  |
| bit 4     | ICOV: Input Capture x Overflow Status Flag bit (read-only)  |
|           | <ul><li>1 = Input capture overflow occurred</li><li>0 = No input capture overflow occurred</li></ul>  |
| bit 3     | ICBNE: Input Capture x Buffer Empty Status bit (read-only)  |
|           | <ul> <li>1 = Input capture buffer is not empty, at least one more capture value can be read</li> <li>0 = Input capture buffer is empty</li> </ul>   |
| bit 2-0   | ICM<2:0>: Input Capture x Mode Select bits <sup>(1)</sup>   |
|           | <ul> <li>111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable)</li> <li>110 = Unused (module is disabled)</li> <li>101 = Capture mode, every 16th rising edge</li> <li>100 = Capture mode, every 4th rising edge</li> <li>011 = Capture mode, every rising edge</li> <li>010 = Capture mode, every falling edge</li> <li>010 = Capture mode, every falling edge</li> <li>001 = Capture mode, every edge (rising and falling) – ICI&lt;1:0&gt; bits do not control interrupt generation for this mode</li> <li>000 = Input capture module is turned off</li> </ul> |
|           | RPINRx (ICxRx) must be configured to an available RPn pin. For more information, see Section 10.4<br>"Peripheral Pin Select (PPS)".   |

## 14.4 Output Compare Register

### REGISTER 14-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER

| U-0 | R/W-0  | U-0      | U-0                           | U-0                 | U-0                 | U-0  |
|-----|--------|----------|-------------------------------|---------------------|---------------------|--|
| —   | OCSIDL | —        | —                             | _                   | —                   | —  |
|     |        |          |                               |                     |                     | bit 8  |
|     |        |          |                               |                     |                     |  |
| U-0 | U-0    | R-0, HC  | R/W-0                         | R/W-0               | R/W-0               | R/W-0  |
|     | —      | OCFLT    | OCTSEL                        | OCM2 <sup>(1)</sup> | OCM1 <sup>(1)</sup> | OCM0 <sup>(1)</sup>  |
|     |        |          |                               |                     |                     | bit 0  |
|     | _      | — OCSIDL | — OCSIDL —<br>U-0 U-0 R-0, HC | - OCSIDL            | - OCSIDL            | −         OCSIDL         −         −         −         −           U-0         U-0         R-0, HC         R/W-0         R/W-0         R/W-0 |

| Legend:           | HC = Hardware Clearable bit |                                    |                    |  |  |  |
|-------------------|-----------------------------|------------------------------------|--------------------|--|--|--|
| R = Readable bit  | W = Writable bit            | U = Unimplemented bit, read as '0' |                    |  |  |  |
| -n = Value at POR | '1' = Bit is set            | '0' = Bit is cleared               | x = Bit is unknown |  |  |  |

| bit 15-14 | Unimplemented: Read as '0'  |
|-----------|---|
| bit 13    | OCSIDL: Output Compare x Stop in Idle Mode Control bit  |
|           | <ul> <li>1 = Output Compare x halts in CPU Idle mode</li> <li>0 = Output Compare x continues to operate in CPU Idle mode</li> </ul>   |
| bit 12-5  | Unimplemented: Read as '0'  |
| bit 4     | OCFLT: PWM Fault Condition Status bit   |
|           | <ul> <li>1 = PWM Fault condition has occurred (cleared in HW only)</li> <li>0 = No PWM Fault condition has occurred (this bit is only used when OCM&lt;2:0&gt; = 111)</li> </ul>  |
| bit 3     | OCTSEL: Output Compare x Timer Select bit   |
|           | <ul> <li>1 = Timer3 is the clock source for Output Compare x</li> <li>0 = Timer2 is the clock source for Output Compare x</li> <li>Refer to the device data sheet for specific time bases available to the output compare module.</li> </ul>  |
| bit 2-0   | OCM<2:0>: Output Compare x Mode Select bits <sup>(1)</sup>  |
|           | <ul> <li>111 = PWM mode on OCx; Fault pin, OCFx, is enabled<sup>(2)</sup></li> <li>110 = PWM mode on OCx; Fault pin, OCFx, is disabled<sup>(2)</sup></li> <li>101 = Initializes OCx pin low, generates continuous output pulses on OCx pin</li> <li>100 = Initializes OCx pin low, generates single output pulse on OCx pin</li> <li>011 = Compare event toggles OCx pin</li> <li>010 = Initializes OCx pin high, compare event forces OCx pin low</li> <li>001 = Initializes OCx pin low, compare event forces OCx pin high</li> <li>000 = Output compare channel is disabled</li> </ul> |
| Note 1:   | RPORx (OCx) must be configured to an available RPn pin. For more information, see Section 10.4  |

- "Peripheral Pin Select (PPS)".
- 2: The OCFA pin controls the OC1-OC4 channels. The OCFB pin controls the OC5 channel.

### REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER

| R-0, HSC             | R-0, HSC                                 | U-0  | U-0                     | U-0                     | R/C-0, HS                    | R-0, HSC           | R-0, HSC        |  |  |  |
|----------------------|--|--|-------------------------|-------------------------|------------------------------|--------------------|-----------------|--|--|--|
| ACKSTAT <sup>(</sup> | <sup>1)</sup> TRSTAT                     | —  | —                       | —                       | BCL                          | GCSTAT             | ADD10           |  |  |  |
| bit 15               |  |  |                         |                         |                              |                    | bit 8           |  |  |  |
|                      |  |  |                         |                         |                              |                    |                 |  |  |  |
| R/C-0, HS            | 8 R/C-0, HS                              | R-0, HSC   | R/C-0, HSC              | R/C-0, HSC              | R-0, HSC                     | R-0, HSC           | R-0, HSC        |  |  |  |
| IWCOL                | I2COV                                    | D/A  | Р                       | S                       | R/W                          | RBF                | TBF             |  |  |  |
| bit 7                |  |  | 1                       |                         |                              | •                  | bit 0           |  |  |  |
|                      |  |  |                         |                         |                              |                    |                 |  |  |  |
| Legend:              |  | C = Clearabl   | e bit                   | HS = Hardware           | e Settable bit               |                    |                 |  |  |  |
| R = Readal           | ole bit                                  | W = Writable   | bit                     | U = Unimpleme           | ented bit, read a            | s '0'              |                 |  |  |  |
| -n = Value a         | at POR                                   | '1' = Bit is se  | t                       | '0' = Bit is clear      | red                          | x = Bit is unkr    | nown            |  |  |  |
| HSC = Har            | dware Settable/C                         | learable bit   |                         |                         |                              |                    |                 |  |  |  |
|                      |  |  |                         |                         |                              |                    |                 |  |  |  |
| bit 15               | ACKSTAT: Ad                              | cknowledge St  | atus bit <sup>(1)</sup> |                         |                              |                    |                 |  |  |  |
|                      |  | s detected las   |                         |                         |                              |                    |                 |  |  |  |
|                      | 0 = ACK was                              |  |                         |                         |                              |                    |                 |  |  |  |
|                      | Hardware is s                            |  |                         | -                       |                              |                    |                 |  |  |  |
| bit 14               |  | <b>TRSTAT:</b> Transmit Status bit (when operating as $I^2C^{TM}$ master, applicable to master transmit operation) |                         |                         |                              |                    |                 |  |  |  |
|                      |  | ansmit is in pro   | <b>U</b>                | + ACK)                  |                              |                    |                 |  |  |  |
|                      |  | ansmit is not ir<br>et at the beginn   |                         | ansmission. Har         | dware is clear at            | the end of slave   | Acknowledge     |  |  |  |
| bit 13-11            | Unimplemen                               | -  | -                       |                         |                              |                    | ger             |  |  |  |
| bit 10               | BCL: Master                              |  |                         |                         |                              |                    |                 |  |  |  |
|                      |  |  |                         | ing a master op         | eration                      |                    |                 |  |  |  |
|                      | 0 = No collisio                          | on   |                         |                         |                              |                    |                 |  |  |  |
|                      | Hardware is s                            | et at the dete   | ction of bus co         | ollision.               |                              |                    |                 |  |  |  |
| bit 9                | GCSTAT: Ger                              |  |                         |                         |                              |                    |                 |  |  |  |
|                      |  | all address wa   |                         | 4                       |                              |                    |                 |  |  |  |
|                      |  | all address wa<br>et when an ad  |                         | u<br>s the general call | address. Hardw               | vare is clear at s | Stop detection. |  |  |  |
| bit 8                | ADD10: 10-B                              |  |                         | stre general eau        |                              |                    |                 |  |  |  |
|                      |  | lress was mat  |                         |                         |                              |                    |                 |  |  |  |
|                      |  | lress was not  |                         |                         |                              |                    |                 |  |  |  |
|                      | Hardware is se                           | et at the match  | of the 2nd byte         | of matched 10-b         | oit address. Hard            | ware is clear at   | Stop detection. |  |  |  |
| bit 7                | IWCOL: I2Cx                              |  |                         |                         | 2                            |                    |                 |  |  |  |
|                      |  |  | e I2CxTRN re            | egister failed beo      | cause the I <sup>2</sup> C m | odule is busy      |                 |  |  |  |
|                      | 0 = No collisio<br>Hardware is s         |  | rrence of a wr          | ite to I2CxTRN          | while busy (clea             | red by software    | e)              |  |  |  |
| bit 6                | 12COV: 12Cx 1                            |  |                         |                         |                              | . ca sy convar     |                 |  |  |  |
| 211.0                |  |  | -                       | CV register is sti      | Il holdina the pro           | evious bvte        |                 |  |  |  |
|                      | 0 = No overflo                           |  |                         |                         | 3 P.                         |                    |                 |  |  |  |
|                      | Hardware is s                            | et at an attem   | pt to transfer          | 2CxRSR to 12C           | xRCV (cleared                | by software).      |                 |  |  |  |
| Note 1:              | n both Master an                         | d Slave mode   | s, the ACKST            | AT bit is only up       | dated when tran              | ismitting data r   | esultina in the |  |  |  |
| r                    | reception of an A<br>data, either as a s | CK or NACK f   | rom another d           | evice. Do not ch        | neck the state of            | ACKSTAT who        | en receiving    |  |  |  |

NOTES:

| at 15       bit         RW-0       R/W-0       R/W-0 <sup>(2)</sup> U-0       R/W-0 <sup>(2)</sup> R/W-0       R/W-0       R/W-0         CSF1       CSF0       ALP       -       CS1P       BEP       WRSP       RDSP         poit 7       bit       -       CS1P       BEP       WRSP       RDSP         poit 7       bit       -       CS1P       BEP       WRSP       RDSP         poit 7       bit       -       CS1P       BEP       WRSP       RDSP         poit 7       -       bit       -       CS1P       BEP       WRSP       RDSP         poit 7       -       -       CS1P       BEP       WRSP       RDSP       bit         acgend:       -       -       CS1P       BEP       WRSP       RDSP       bit         commodel point 1       CS1P       DEF       WRSP       RDSP       bit   | R/W-0         | U-0                      | R/W-0           | R/W-0                  | R/W-0                          | R/W-0          | R/W-0           | R/W-0  |  |  |  |
|--|---------------|--------------------------|-----------------|------------------------|--------------------------------|----------------|-----------------|--------|--|--|--|
| RW-0       RW-0       RW-0 <sup>(2)</sup> U-0       RW-0 <sup>(2)</sup> RW-0       RW and 0       Image: Condown and  | PMPEN         |                          | PSIDL           | ADRMUX1 <sup>(1)</sup> | ADRMUX0 <sup>(1)</sup>         | PTBEEN         | PTWREN          | PTRDEN |  |  |  |
| CSF1       CSF0       ALP  | bit 15        |                          |                 |                        |                                |                |                 | bit 8  |  |  |  |
| CSF1       CSF0       ALP  | P/M/0         | P///_0                   |                 | 11-0                   | P/M/_0(2)                      | P/M/ 0         | P/M/_0          | P/M/_0 |  |  |  |
| bit 7  |               | -                        |                 | 0-0                    |                                |                | -               |        |  |  |  |
| egend:         2 = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       PMPEN: PMP Enable bit       1 = PMP is enabled       0 = PMP is disabled, no off-chip access is performed         bit 13       PSIDL: PMP Stop in Idle Mode bit       1 = Discontinues module operation when device enters Idle mode         bit 13       PSIDL: PMP Stop in Idle Mode bit       1 = Discontinues module operation in Idle mode         bit 13       PSIDL: PMP Stop in Idle Mode bit       1 = Discontinues module operation in Idle mode         bit 13       PSIDL: PMP Stop in Idle Mode bit       1 = Discontinues module operation in Idle mode         bit 14       Unimplemented: Read as '0'       11 = Reserved         bit 15       ADRMUX<1:0>: Address are multiplexed on the PMD<7:0> pins, upper 3 bits are multiplexed or PMA<10:8>         bit 10       PTBEEN: PMP Byte Enable Port Enable bit (16-Bit Master mode)       1 = PMBE port is disabled         bit 9       PTWREN: PMP Write Enable Strobe Port Enable bit       1 = PMRD/PMWR port is disabled         bit 8       PTRDEN: PMP Read/Write Strobe Port Enable bit       1 = PMRD/PMWR port is disabled         bit 7-6       CSF<1:0>: Chip Select Function bits       1 = Reserved         bit 8       PTRDEN: PMP Read/Write   |               | CSFU                     | ALF             | —                      | COTF                           | DLF            | WNOF            | -      |  |  |  |
| R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         in = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       PMPEN: PMP Enable bit       1 = PMP is enabled       0 = PMP is disabled, no off-chip access is performed         bit 14       Unimplemented: Read as '0'       1 = Discontinues module operation when device enters Idle mode       0 = Continues module operation when device enters Idle mode         bit 12-11       ADRMUX<1:0:: Address/Data Multiplexing Selection bits <sup>(1)</sup> 1 = Reserved       10 = All 16 bits of address are multiplexed on the PMD<7:0> pins         bit 10       PTBEEN: PMP Byte Enable Port Enable bit (16-Bit Master mode)       1 = PMBE port is disabled       0 = PMWRPMENB port is enabled         bit 9       PTWREN: PMP Write Enable Strobe Port Enable bit       1 = PMWRPMENB port is enabled       0 = PMWRPMENB port is enabled         bit 8       PTRDEN: PMP Read/Write Strobe Port Enable bit       1 = PMWRP/PMWR port is enabled       0 = PMWR/PMWR port is disabled         bit 7-6       CSF<1:0:: Chip Select Function bits   |               |                          |                 |                        |                                |                |                 | bit t  |  |  |  |
| n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown<br>bit 15 PMPEN: PMP Enable bit<br>1 = PMP is enabled<br>0 = PMP is disabled, no off-chip access is performed<br>bit 14 Unimplemented: Read as '0'<br>PSDL: PMP Stop in Idle Mode bit<br>1 = Discontinues module operation when device enters Idle mode<br>0 = Continues module operation in Idle mode<br>10 = Continues module operation in Idle mode<br>10 = Continues module operation in Idle mode<br>11 = Reserved<br>10 = All 16 bits of address are multiplexed on the PMD<7:0> pins<br>01 = Lower 8 bits of address are multiplexed on the PMD<7:0> pins, upper 3 bits are multiplexed or<br>PMA<10.8><br>00 = Address and data appear on separate pins<br>bit 10 PTBEEN: PMP Byte Enable Port Enable bit (16-Bit Master mode)<br>1 = PMBE port is enabled<br>0 = PMBE port is enabled<br>0 = PMBE port is disabled<br>0 = PMWR/PMENB port is enabled<br>0 = PMWR/PMENB port is disabled<br>0 = PMWR/PMENB port is disabled<br>0 = PMWR/PMENB port is disabled<br>0 = PMRD/PMWR port is disabled<br>0 = Reserved<br>0 =                          | Legend:       |                          |                 |                        |                                |                |                 |        |  |  |  |
| <ul> <li>phi 15 PMPEN: PMP Enable bit</li> <li>1 = PMP is enabled</li> <li>0 = PMP is disabled, no off-chip access is performed</li> <li>unimplemented: Read as '0'</li> <li>phi 13 PSIDL: PMP Stop in Idle Mode bit</li> <li>1 = Discontinues module operation when device enters Idle mode</li> <li>0 = Continues module operation in Idle mode</li> <li>o = Continues module operation in Idle mode</li> <li>1 = Reserved</li> <li>10 = All 16 bits of address are multiplexed on the PMD&lt;7:0&gt; pins</li> <li>01 = Aul 16 bits of address are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed on PMA&lt;10.8&gt;</li> <li>00 = Address and data appear on separate pins</li> <li>pt = Lower 8 bits of address are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed or PMA&lt;10.8&gt;</li> <li>00 = Address and data appear on separate pins</li> <li>pt = DMBE port is enabled</li> <li>0 = PMBE port is enabled</li> <li>0 = PMREP. PMP Write Enable Port Enable bit (16-Bit Master mode)</li> <li>1 = PMBE port is enabled</li> <li>0 = PMWRPMENB port is enabled</li> <li>0 = PMWRPMENB port is disabled</li> <li>0 = PMWRPMENB port is disabled</li> <li>0 = PMRD/PMWR port is disabled</li> <li>0 = PMRD/PMWR port is enabled</li> <li>0 = PMRD/PMWR port is disabled</li> <li>0 = PMRCS1 functions as chip set</li> <li>0 = Reserved</li> <l< td=""><td>R = Readabl</td><td>e bit</td><td>W = Writable</td><td>bit</td><td>U = Unimpleme</td><td>ented bit, rea</td><td>d as '0'</td><td></td></l<></ul> | R = Readabl   | e bit                    | W = Writable    | bit                    | U = Unimpleme                  | ented bit, rea | d as '0'        |        |  |  |  |
| <pre>1 = PMP is enabled<br/>0 = PMP is disabled, no off-chip access is performed<br/>0 = PMP is disabled, no off-chip access is performed<br/>0 = Continues module operation when device enters Idle mode<br/>0 = Continues module operation in Idle mode<br/>0 = ADRMUX&lt;1:0&gt;: Address/Data Multiplexing Selection bits<sup>(1)</sup><br/>11 = Reserved<br/>10 = All 16 bits of address are multiplexed on the PMD&lt;7:0&gt; pins<br/>01 = Lower 8 bits of address are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed of<br/>PMA&lt;10:8&gt;<br/>00 = Address and data appear on separate pins<br/>00 = Address and data appear on separate pins<br/>01 = PMBE port is enabled<br/>0 = PMBE port is disabled<br/>0 = PMBE port is disabled<br/>0 = PMWR/PMENB port is enabled<br/>0 = PMWR/PMENB port is disabled<br/>0 = PMWR/PMENB port is disabled<br/>0 = PMWR/PMENB port is disabled<br/>0 = PMRD/PMWR port is disabled<br/>0 = PMCRD/PMWR port is disabled<br/>0 = Reserved<br/>10 = PMCS1 functions as chip set<br/>01 = Reserved<br/>10 = Active-ligh (PMALL and PMALH)<br/>0 = Active-ligh (PMALL and PMALH)<br/>0 = Active-ligh (PMALL and PMALH)<br/>0 = Active-ligh (PMCS1/PMCS1)<br/>0 = Active-low (PMCS1/PMCS1)</pre>   | -n = Value at | POR                      | '1' = Bit is se | t                      | '0' = Bit is clea              | red            | x = Bit is unkr | iown   |  |  |  |
| <pre>1 = PMP is enabled<br/>0 = PMP is disabled, no off-chip access is performed<br/>0 = PMP is disabled, no off-chip access is performed<br/>0 = Continues module operation when device enters Idle mode<br/>0 = Continues module operation in Idle mode<br/>0 = ADRMUX&lt;1:0&gt;: Address/Data Multiplexing Selection bits<sup>(1)</sup><br/>11 = Reserved<br/>10 = All 16 bits of address are multiplexed on the PMD&lt;7:0&gt; pins<br/>01 = Lower 8 bits of address are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed of<br/>PMA&lt;10:8&gt;<br/>00 = Address and data appear on separate pins<br/>00 = Address and data appear on separate pins<br/>01 = PMBE port is enabled<br/>0 = PMBE port is disabled<br/>0 = PMBE port is disabled<br/>0 = PMWR/PMENB port is enabled<br/>0 = PMWR/PMENB port is disabled<br/>0 = PMWR/PMENB port is disabled<br/>0 = PMWR/PMENB port is disabled<br/>0 = PMRD/PMWR port is disabled<br/>0 = PMCRD/PMWR port is disabled<br/>0 = Reserved<br/>10 = PMCS1 functions as chip set<br/>01 = Reserved<br/>10 = Active-ligh (PMALL and PMALH)<br/>0 = Active-ligh (PMALL and PMALH)<br/>0 = Active-ligh (PMALL and PMALH)<br/>0 = Active-ligh (PMCS1/PMCS1)<br/>0 = Active-low (PMCS1/PMCS1)</pre>   |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| <ul> <li>0 = PMP is disabled, no off-chip access is performed</li> <li>0it 14</li> <li>Unimplemented: Read as '0'</li> <li>PISDL: PMP Stop in Idle Mode bit</li> <li>1 = Discontinues module operation when device enters Idle mode</li> <li>0 = Continues module operation in Idle mode</li> <li>1 = Discontinues module operation up the PMD</li> <li>1 = Reserved</li> <li>10 = AII 16 bits of address are multiplexed on the PMD&lt;7:0&gt; pins</li> <li>01 = Lower 8 bits of address are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed on PMA&lt;10.8&gt;</li> <li>00 = Address and data appear on separate pins</li> <li>01 = PMBE port is enabled</li> <li>0 = PMBE port is disabled</li> <li>0 = PMBE port is disabled</li> <li>0 = PMWR/PMENB port is disabled</li> <li>0 = PMWR/PMENB port is disabled</li> <li>0 = PMWR/PMENB port is disabled</li> <li>0 = PMRD/PMWRP port is disabled</li> <li>0 = Reserved</li> <li>0 = Active-low (PMALL and PMALH)</li> <li>0 = Active-low (PMALL and PMALH)</li> <li>0 = Active-low (PMCS1/PMCS1)</li></ul>   | bit 15        |                          |                 |                        |                                |                |                 |        |  |  |  |
| bit 14       Unimplemented: Read as '0'         bit 13       PSIDL: PMP Stop in Idle Mode bit         1 = Discontinues module operation when device enters Idle mode       0 = Continues module operation in Idle mode         0 = Continues module operation in Idle mode       0 = Continues module operation in Idle mode         0 = Continues module operation in Idle mode       0 = Continues module operation in Idle mode         0 = Continues module operation in Idle mode       0 = Continues module operation in Idle mode         0 = Continues module operation in Idle mode       0 = Continues module operation in Idle mode         0 = Address and data spoar on separate pins       0 = Address and data appear on separate pins         0 = Address and data appear on separate pins       0 = PMBE port is enabled         0 = PMBE port is enabled       0 = PMBE port is enabled         0 = PMBE port is enabled       0 = PMWR/PMENB port is enabled         0 = PMWR/PMENB port is enabled       0 = PMWR/PMENB port is enabled         0 = PMRD/PMWR port is disabled       1 = PMRD/PMWR port is disabled         0 = PMRD/PMWR port is disabled       0 = PMRD/PMWR port is disabled         0 = PMRD/PMWR port is disabled       0 = PMRD/PMWR port is disabled         0 = PMRD/PMWR port is disabled       0 = PMCS1 functions as chip set         0 = Reserved       0 = Reserved         0 = Reserved       0 = Reserved   |               |                          |                 | -chip access is        | performed                      |                |                 |        |  |  |  |
| <ul> <li>PSID:: PMP Stop in Idle Mode bit</li> <li>1 = Discontinues module operation when device enters Idle mode</li> <li>0 = Continues module operation in Idle mode</li> <li>0 = Continues module operation in Idle mode</li> <li>0 = Continues module operation in Idle mode</li> <li>DRMUX-1:0-: Address/Data Multiplexing Selection bits<sup>(1)</sup></li> <li>11 = Reserved</li> <li>10 = All 16 bits of address are multiplexed on the PMD&lt;7:0&gt; pins</li> <li>01 = Lower 8 bits of address are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed or PMA&lt;10:8&gt;</li> <li>00 = Address and data appear on separate pins</li> <li>00 = Address and data appear on separate pins</li> <li>01 = PMBE port is enabled</li> <li>0 = PMBE port is disabled</li> <li>0 = PMBE port is disabled</li> <li>0 = PMWR/PMENB port is enabled</li> <li>0 = PMWR/PMENB port is enabled</li> <li>0 = PMWR/PMENB port is disabled</li> <li>0 = PMRD/PMWR port is disabled</li> <li>0 = PMRC/PMWR port is disabled</li> <li>0 = Reserved</li> <li>10 = Reserved</li> <li>10 = Reserved</li> <li>10 = Reserved</li> <li>10 = Reserved</li> <li>11 = Reserved</li> <li>12 = Active-high (PMALL and PMALH)</li> <li>0 = Active-how (PMALL and PMALH)</li> <li>0 = Active-low (PMALL and PMALH)</li> <li>0 = Active-low (PMALS 1/PMCS1)</li> </ul>  | bit 14        |                          |                 | •                      | ponomiou                       |                |                 |        |  |  |  |
| <ul> <li>1 = Discontinues module operation when device enters Idle mode         0 = Continues module operation in Idle mode         0 = Continues module operation in Idle mode         0 = Continues module operation in Idle mode         11 = Reserved         10 = All 16 bits of address are multiplexed on the PMD&lt;7:0&gt; pins         0 = Aldress and address are multiplexed on the PMD&lt;7:0&gt; pins         0 = Address and data appear on separate pins         0 = Address and data appear on separate pins         0 = Address and data appear on separate pins         0 = Address and data appear on separate pins         0 = Address and data appear on separate pins         0 = Address and data appear on separate pins         0 = Address and data appear on separate pins         0 = PMBE port is enabled         0 = PMBE port is disabled         0 = PMBE port is disabled         0 = PMBE port is disabled         0 = PMWR/PMENB port is enabled         0 = PMWR/PMENB port is enabled         0 = PMWR/PMENB port is disabled         0 = PMWR/PMENB port is disabled         0 = PMWR/PMENB port is disabled         0 = PMRD/PMWR port is disabled         0 = PMRD/PMWR port is disabled         0 = PMCS1 functions as chip set         0 = Reserved         0 = Active-high (PMALL and PMALH)         0 = Active-high (PMALL and PMALH)         0 = Active-low (PMALT in DFMALH)         0 = Active-low (PMCS1/PMCS1)         0 = Active-low</li></ul>   | bit 13        | •                        |                 |                        |                                |                |                 |        |  |  |  |
| <ul> <li>0 = Continues module operation in Idle mode</li> <li>0 = Continues module operation in Idle mode</li> <li>11 = Reserved</li> <li>10 = All 16 bits of address are multiplexed on the PMD&lt;7:0&gt; pins</li> <li>01 = Lower 8 bits of address are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed on PMA&lt;10.8&gt;</li> <li>00 = Address and data appear on separate pins</li> <li>01 = PMBE port is enabled</li> <li>0 = PMRP/PMENB port is enabled</li> <li>0 = PMRD/PMWR port is enabled</li> <li>0 = PMRD/PMWR port is disabled</li> <li>0 = PMCS1 functions as chip set</li> <li>0 = Reserved</li> <li>0 = Active-low (PMCS1/PMCS1)</li> <li>0 = Active-low (PMCS1/PMCS1)</li> </ul>  |               |                          | •               |                        | levice enters Idl              | e mode         |                 |        |  |  |  |
| 11 = Reserved         10 = All 16 bits of address are multiplexed on the PMD<7:0> pins         01 = Lower 8 bits of address are multiplexed on the PMD<7:0> pins, upper 3 bits are multiplexed or PMA<10:8>         00 = Address and data appear on separate pins         bit 10       PTBEEN: PMP Byte Enable Port Enable bit (16-Bit Master mode)         1 = PMBE port is enabled       0 = PMBE port is disabled         0 = PMBE port is disabled       0 = PMWR/PMENB port is enabled         0 = PMWR/PMENB port is disabled       0 = PMWR/PMENB port is disabled         bit 8       PTRDEN: PMP Read/Write Strobe Port Enable bit         1 = PMRD/PMWR port is enabled       0 = PMRD/PMWR port is disabled         bit 7-6       CSF<1:0>: Chip Select Function bits         11 = Reserved       0 = PMCS1 functions as chip set         01 = Reserved       0 = PMCS1 functions as chip set         01 = Reserved       0 = Reserved         bit 5       ALP: Address Latch Polarity bit <sup>(2)</sup> 1 = Active-high (PMALL and PMALH)       0 = Active-low (PMALL and PMALH)         0 = Active-low (PMALL and PMALH)       0 = Active-high (PMCS1/PMCS1)         0 = Active-low (PMCS1/PMCS1)       0 = Active-low (PMCS1/PMCS1)   |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| <ul> <li>10 = All 16 bits of address are multiplexed on the PMD&lt;7:0&gt; pins</li> <li>01 = Lower 8 bits of address are multiplexed on the PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed of PMA&lt;10:8&gt;</li> <li>00 = Address and data appear on separate pins</li> <li>01 = PMBE port is enabled</li> <li>0 = PMBE port is enabled</li> <li>0 = PMBE port is disabled</li> <li>0 = PMBE port is disabled</li> <li>0 = PMWR/PMENB port is enabled</li> <li>0 = PMWR/PMENB port is enabled</li> <li>0 = PMWR/PMENB port is enabled</li> <li>0 = PMWR/PMENB port is disabled</li> <li>0 = PMWR/PMENB port is disabled</li> <li>0 = PMWR/PMENB port is disabled</li> <li>0 = PMRD/PMWR port is disabled</li> <li>0 = PMCS1 functions as chip set</li> <li>01 = Reserved</li> <li>00 = Reserved</li> <li>00 = Reserved</li> <li>00 = Active-high (PMALL and PMALH)</li> <li>0 = Active-low (PMALL and PMALH)</li> <li>0 = Active-low (PMCS1/PMCS1)</li> </ul>  | bit 12-11     | ADRMUX<1:0               | 0>: Address/D   | ata Multiplexing       | g Selection bits <sup>(1</sup> | )              |                 |        |  |  |  |
| 01 = Lower 8 bits of address are multiplexed on the PMD<7:0> pins, upper 3 bits are multiplexed of PMA<10:8>         00 = Address and data appear on separate pins         oit 10       PTBEEN: PMP Byte Enable Port Enable bit (16-Bit Master mode)         1 = PMBE port is enabled         0 = PMBE port is disabled         oit 9       PTWREN: PMP Write Enable Strobe Port Enable bit         1 = PMWR/PMENB port is enabled         0 = PMWR/PMENB port is enabled         0 = PMRD/PMWR port is enabled         0 = PMRD/PMWR port is disabled         0 = PMRD/FINWR port is disabled         0 = PMRCS1 functions as chip set         11 = Reserved         00 = Active-high (PMALL and PMALH)         0 = Active-high (PMALL and PMALH)         0 = Active-low (PMALL and PMALH)         0 = Active-low (PMCS1/PMCS1)         0 = Active-low (PMCS1/PMCS1)   |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| PMA<10:8><br>00 = Address and data appear on separate pins<br>01 10 PTBEEN: PMP Byte Enable Port Enable bit (16-Bit Master mode)<br>1 = PMBE port is enabled<br>0 = PMBE port is enabled<br>0 = PMWR: PMP Write Enable Strobe Port Enable bit<br>1 = PMWR/PMENB port is enabled<br>0 = PMWR/PMENB port is disabled<br>0 = PMWR/PMENB port is disabled<br>0 = PMRD/PMWR port is disabled<br>1 = Reserved<br>0 = Reserved<br>0 = Reserved<br>0 = Reserved<br>0 = Reserved<br>0 = Active-ligh (PMALL and PMALH)<br>0 = Active-ligh (PMALL and PMALH)<br>0 = Active-ligh (PMCS1/PMCS1)<br>0 = Active-ligh (PMCS1/PMCS1)<br>0 = Active-ligh (PMCS1/PMCS1)   |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| 00 = Address and data appear on separate pins         bit 10       PTBEEN: PMP Byte Enable Port Enable bit (16-Bit Master mode)         1 = PMBE port is enabled       0 = PMBE port is disabled         0it 9       PTWREN: PMP Write Enable Strobe Port Enable bit         1 = PMWR/PMENB port is enabled       0 = PMWR/PMENB port is enabled         0 = PMWR/PMENB port is enabled       0 = PMWR/PMENB port is disabled         0 = PMRD/PMWR port is enabled       0 = PMRD/PMWR port is enabled         0 = PMRD/PMWR port is disabled       0 = PMRD/PMWR port is disabled         0 = PMRD/PMWR port is disabled       0 = PMRD/PMWR port is disabled         0 = PMRD/FMWR port is disabled       0 = PMRD/PMWR port is disabled         0 = PMCS1 functions as chip set       01 = Reserved         0 = Reserved       0 = Reserved         0 = Reserved       0 = Reserved         0 = Reserved       0 = Active-ligh (PMALL and PMALH)         0 = Active-low (PMALL and PMALH)       0 = Active-low (PMALL and PMALH)         0 = Active-low (PMALL and PMALH)       0 = Active-low (PMCS1/PMCS1)   |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| <pre>1 = PMBE port is enabled<br/>0 = PMBE port is disabled<br/>0 = PMBE port is disabled<br/>1 = PMWR/PMENB port is enabled<br/>0 = PMWR/PMENB port is disabled<br/>0 = PMWR/PMENB port is enabled<br/>0 = PMRD/PMWR port is enabled<br/>0 = PMRD/PMWR port is disabled<br/>0 = Reserved<br/>10 = PMCS1 functions as chip set<br/>01 = Reserved<br/>00 = Reserved<br/>00 = Reserved<br/>00 = Reserved<br/>00 = Reserved<br/>00 = Reserved<br/>00 = Active-ligh (PMALL and PMALH)<br/>0 = Active-low (PMALL and PMALH)<br/>0 = Active-low (PMCS1/PMCS1)<br/>0 = Active-low (PMCS1/PMCS1)</pre>   |               |                          | -               | ear on separate        | e pins                         |                |                 |        |  |  |  |
| 0 = PMBE port is disabled         pit 9       PTWREN: PMP Write Enable Strobe Port Enable bit         1 = PMWR/PMENB port is enabled       0 = PMWR/PMENB port is disabled         pit 8       PTRDEN: PMP Read/Write Strobe Port Enable bit         1 = PMRD/PMWR port is enabled       0 = PMRD/PMWR port is enabled         0 = PMRD/PMWR port is disabled       0 = PMRD/PMWR port is disabled         pit 7-6       CSF<1:0>: Chip Select Function bits         11 = Reserved       10 = PMCS1 functions as chip set         01 = Reserved       00 = Reserved         00 = Reserved       11 = Active-high (PMALL and PMALH)         0 = Active-low (PMALL and PMALH)       0 = Active-low (PMALL and PMALH)         pit 4       Unimplemented: Read as '0'         pit 3       CS1P: Chip Select 1 Polarity bit <sup>(2)</sup> 1 = Active-high (PMCS1/PMCS1)       0 = Active-low (PMCS1/PMCS1)   | bit 10        | PTBEEN: PM               | IP Byte Enable  | e Port Enable bi       | t (16-Bit Master               | mode)          |                 |        |  |  |  |
| bit 9PTWREN: PMP Write Enable Strobe Port Enable bit1 = PMWR/PMENB port is enabled0 = PMWR/PMENB port is disabledbit 8PTRDEN: PMP Read/Write Strobe Port Enable bit1 = PMRD/PMWR port is enabled0 = PMRD/PMWR port is disabledbit 7-6CSF<1:0>: Chip Select Function bits11 = Reserved10 = PMCS1 functions as chip set01 = Reserved00 = Reserved00 = Reserved01 = Active-high (PMALL and PMALH)0 = Active-low (PMALL and PMALH)0 = Active-log (PMCS1/PMCS1)0 = Active-low (PMCS1/PMCS1)   |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| 1 = PMWR/PMENB port is enabled         0 = PMWR/PMENB port is disabled         bit 8         PTRDEN: PMP Read/Write Strobe Port Enable bit         1 = PMRD/PMWR port is enabled         0 = PMRD/PMWR port is disabled         bit 7-6         CSF<1:0>: Chip Select Function bits         11 = Reserved         10 = PMCS1 functions as chip set         01 = Reserved         00 = Reserved         00 = Reserved         01 = Reserved         02 = Reserved         03 = Reserved         04 = Reserved         05 = Reserved         06 = Reserved         07 = Reserved         08 = Reserved         09 = Reserved         09 = Reserved         01 = Active-high (PMALL and PMALH)         0 = Active-low (PMALL and PMALH)         0 = Active-low (PMCS1/PMCS1)         1 = Active-high (PMCS1/PMCS1)         0 = Active-low (PMCS1/PMCS1)   |               | •                        |                 |                        |                                |                |                 |        |  |  |  |
| 0 = PMWR/PMENB port is disabled         poit 8       PTRDEN: PMP Read/Write Strobe Port Enable bit         1 = PMRD/PMWR port is enabled         0 = PMRD/PMWR port is disabled         1 = Reserved         1 = Reserved         0 = PMCS1 functions as chip set         0 = Reserved         0 = Active-high (PMALL and PMALH)         0 = Active-low (PMALL and PMALH)         0 = Active-low (PMALL and PMALH)         0 = Active-low (PMCS1/PMCS1)         0 = Active-low (PMCS1/PMCS1)  | bit 9         |                          |                 |                        | Enable bit                     |                |                 |        |  |  |  |
| bit 8PTRDEN: PMP Read/Write Strobe Port Enable bit1 = PMRD/PMWR port is enabled0 = PMRD/PMWR port is disabled0 = PMRD/PMWR port is disabledbit 7-6CSF<1:0>: Chip Select Function bits11 = Reserved10 = PMCS1 functions as chip set01 = Reserved00 = Reserved00 = Reserved01 = Active-high (PMALL and PMALH)0 = Active-low (PMALL and PMALH)0 = Active-low (PMCS1/PMCS1)0 = Active-low (PMCS1/PMCS1)  |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| <pre>1 = PMRD/PMWR port is enabled<br/>0 = PMRD/PMWR port is disabled<br/>0 = PMRD/PMWR port is disabled<br/>11 = Reserved<br/>10 = PMCS1 functions as chip set<br/>01 = Reserved<br/>00 = Reserved<br/>00 = Reserved<br/>00 = Reserved<br/>1 = Active-high (PMALL and PMALH)<br/>0 = Active-low (PMCS1/PMCS1)<br/>0 = Active-low (PMCS1/PMCS1)</pre>   | hit 8         |                          |                 |                        | ahle hit                       |                |                 |        |  |  |  |
| <ul> <li>0 = PMRD/PMWR port is disabled</li> <li>Dit 7-6</li> <li>CSF&lt;1:0&gt;: Chip Select Function bits</li> <li>11 = Reserved</li> <li>10 = PMCS1 functions as chip set</li> <li>01 = Reserved</li> <li>00 = Reserved</li> <li>00 = Reserved</li> <li>Dit 5</li> <li>ALP: Address Latch Polarity bit<sup>(2)</sup></li> <li>1 = Active-high (PMALL and PMALH)</li> <li>0 = Active-low (PMALL and PMALH)</li> <li>Dit 4</li> <li>Unimplemented: Read as '0'</li> <li>Dit 3</li> <li>CS1P: Chip Select 1 Polarity bit<sup>(2)</sup></li> <li>1 = Active-high (PMCS1/PMCS1)</li> <li>0 = Active-low (PMCS1/PMCS1)</li> </ul>   |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| 11 = Reserved<br>10 = PMCS1 functions as chip set<br>01 = Reserved<br>00 = Reserved<br>00 = Reserved<br>1 = Active-high (PMALL and PMALH)<br>0 = Active-low (PMCS1/PMCS1)<br>0 = Active-low (PMCS1/PMCS1)  |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| 10 = PMCS1  functions as chip set $01 = Reserved$ $00 = Reserved$ $1 = Active-high (PMALL and PMALH)$ $0 = Active-low (PMALL and PMALH)$ $0 = Active-low (PMALL and PMALH)$ $0 = Active-low (PMALL and PMALH)$ $1 = Active-low (PMCS1/PMCS1)$ $0 = Active-low (PMCS1/PMCS1)$   | bit 7-6       | <b>CSF&lt;1:0&gt;:</b> C | hip Select Fur  | ction bits             |                                |                |                 |        |  |  |  |
| 01 = Reserved $00 = Reserved$ $1 = Active-high (PMALL and PMALH)$ $0 = Active-low (PMCS1/PMCS1)$ $0 = Active-low (PMCS1/PMCS1)$   |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| 00 = Reserved         bit 5       ALP: Address Latch Polarity bit <sup>(2)</sup> 1 = Active-high (PMALL and PMALH)         0 = Active-low (PMALL and PMALH)         bit 4       Unimplemented: Read as '0'         bit 3       CS1P: Chip Select 1 Polarity bit <sup>(2)</sup> 1 = Active-high (PMCS1/PMCS1)         0 = Active-low (PMCS1/PMCS1)  |               |                          |                 | hip set                |                                |                |                 |        |  |  |  |
| bit 5       ALP: Address Latch Polarity bit <sup>(2)</sup> 1 = Active-high (PMALL and PMALH)         0 = Active-low (PMALL and PMALH)         bit 4       Unimplemented: Read as '0'         cS1P: Chip Select 1 Polarity bit <sup>(2)</sup> 1 = Active-high (PMCS1/PMCS1)         0 = Active-low (PMCS1/PMCS1)  |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| <ul> <li>1 = Active-high (PMALL and PMALH)</li> <li>0 = Active-low (PMALL and PMALH)</li> <li>0 = Active-low (PMALL and PMALH)</li> <li>0 = Active-low (PMCS1/PMCS1)</li> <li>0 = Active-low (PMCS1/PMCS1)</li> </ul>  | bit 5         |                          | +               | v bit(2)               |                                |                |                 |        |  |  |  |
| 0 = Active-low (PMALL and PMALH)         bit 4         Unimplemented: Read as '0'         bit 3         CS1P: Chip Select 1 Polarity bit <sup>(2)</sup> 1 = Active-high (PMCS1/PMCS1)         0 = Active-low (PMCS1/PMCS1)   |               |                          |                 | -                      |                                |                |                 |        |  |  |  |
| bit 3 <b>CS1P:</b> Chip Select 1 Polarity bit <sup>(2)</sup><br>1 = Active-high (PMCS1/PMCS1)<br>0 = Active-low (PMCS1/PMCS1)  |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| 1 = Active-high (PMCS1/PMCS1)<br>0 = Active-low (PMCS1/PMCS1)  | bit 4         | Unimplemen               | ted: Read as    | '0'                    |                                |                |                 |        |  |  |  |
| 0 = Active-low (PMCS1/PMCS1)   | bit 3         |                          |                 | •                      |                                |                |                 |        |  |  |  |
|  |               |                          |                 |                        |                                |                |                 |        |  |  |  |
| Note 1: PMA<10:2> bits are not available on 28-pin devices.  |               | 0 = Active-low           | w (PMCS1/PN     | ICS1)                  |                                |                |                 |        |  |  |  |
|  | Note 1: P     | MA<10:2> bits a          | are not availab | le on 28-pin dev       | vices.                         |                |                 |        |  |  |  |

### REGISTER 18-1: PMCON: PARALLEL PORT CONTROL REGISTER

2: These bits have no effect when their corresponding pins are used as address lines.

| R-0<br>IBF<br>bit 15<br>R-1<br>OBE<br>bit 7<br>Legend: | R/W-0, HS<br>IBOV<br>R/W-0, HS<br>OBUF | U-0<br>—<br>U-0<br>—                                | U-0<br>—<br>U-0<br>— | R-0<br>IB3F<br>R-1<br>OB3E         | R-0<br>IB2F<br>R-1<br>OB2E | R-0<br>IB1F<br>R-1   | R-0<br>IB0F<br>bit 8<br>R-1 |
|--|--|---|----------------------|------------------------------------|----------------------------|----------------------|-----------------------------|
| R-1<br>OBE<br>bit 7                                    | R/W-0, HS                              | U-0<br>—  | U-0<br>—             | R-1                                | R-1                        | R-1                  | bit 8                       |
| OBE<br>bit 7   | ,                                      | U-0<br>—  | U-0                  | 1                                  |                            |                      | R-1                         |
| OBE<br>bit 7   | ,                                      | <u> </u>  | <u> </u>             | 1                                  |                            |                      | R-1                         |
| bit 7  |  | —   | —                    | OB3E                               | OB2E                       |                      | 000                         |
|  |  |   |                      |                                    |                            | OB1E                 | OB0E<br>bit 0               |
| l ogond:   |  |   |                      |                                    |                            |                      | DILC                        |
| Legenu.  |  | HS = Hardwar  | e Settable bit       |                                    |                            |                      |                             |
| R = Readabl  | le bit                                 | W = Writable bit U = Unimplemented bit, read as '0' |                      |                                    |                            |                      |                             |
| -n = Value at  | POR                                    | '1' = Bit is set                                    |                      | '0' = Bit is clea                  | ired                       | x = Bit is unkno     | own                         |
| bit 14   | 0 = Some or a                          |   | le Input Buffer      | ull<br>r registers are ei          | mpty                       |                      |                             |
| bit 14   | IBOV: Input B                          | uffer Overflow                                      | Status bit           |                                    |                            |                      |                             |
|  | 1 = A write at 0 = No overflo          |   | nput Byte regi       | ister occurred (n                  | nust de cleare             | a in software)       |                             |
| bit 13-12  | Unimplement                            | ted: Read as '0                                     | ,                    |                                    |                            |                      |                             |
| bit 11-8   |  | put Buffer x Sta<br>fer x contains d                |                      | ot been read (re                   | ading buffer w             | vill clear this bit) |                             |
|  |  | fer x does not c                                    |                      |                                    | <b>J</b>                   | ,                    |                             |
| bit 7  | OBE: Output                            | Buffer Empty S                                      | tatus bit            |                                    |                            |                      |                             |
|  |  | ble Output Buffe<br>all of the readal               |                      | e empty<br>ffer registers are      | e full                     |                      |                             |
| bit 6  | OBUF: Outpu                            | t Buffer Underfl                                    | ow Status bit        |                                    |                            |                      |                             |
|  | 1 = A read oc<br>0 = No under          |   | empty Output         | t Byte register (r                 | nust be cleare             | d in software)       |                             |
| bit 5-4  | Unimplement                            | t <b>ed: Read as</b> '0                             | ,                    |                                    |                            |                      |                             |
| bit 3-0  |  | Output Buffer x                                     |                      |                                    |                            |                      |                             |
|  |  |   |                      | to the buffer will not been transn |                            |                      |                             |

### REGISTER 18-5: PMSTAT: PARALLEL PORT STATUS REGISTER

| Assembly Syntax          |   | Description   | # of<br>Words  | # of<br>Cycles   | Status Flags<br>Affected   |
|--------------------------|---|---|--|--|--|
| BTSS f,#bit4             |   | Bit Test f, Skip if Set   | 1  | 1<br>(2 or 3)  | None   |
| BTSS Ws,#bit4            |   | Bit Test Ws, Skip if Set  | 1  | 1<br>(2 or 3)  | None   |
| BTST                     | f,#bit4   | Bit Test f  | 1  | 1  | Z  |
| BTST.C                   | Ws,#bit4  | Bit Test Ws to C  | 1  | 1  | С  |
| BTST.Z                   | Ws,#bit4  | Bit Test Ws to Z  | 1  | 1  | Z  |
| BTST.C                   | Ws,Wb   | Bit Test Ws <wb> to C</wb>  | 1  | 1  | С  |
| BTST.Z                   | Ws,Wb   | Bit Test Ws <wb> to Z</wb>  | 1  | 1  | Z  |
| BTSTS                    | f,#bit4   | Bit Test then Set f   | 1  | 1  | Z  |
| BTSTS.C                  | Ws,#bit4  | Bit Test Ws to C, then Set  | 1  | 1  | С  |
| BTSTS.Z                  | Ws,#bit4  | Bit Test Ws to Z, then Set  | 1  | 1  | Z  |
| CALL                     | lit23   | Call Subroutine   | 2  | 2  | None   |
| CALL                     | Wn  | Call Indirect Subroutine  | 1  | 2  | None   |
| CLR                      | f   | f = 0x0000  | 1  | 1  | None   |
| CLR                      | WREG  | WREG = 0x0000   | 1  | 1  | None   |
| CLR                      | Ws  | Ws = 0x0000   | 1  | 1  | None   |
| CLRWDT                   |   | Clear Watchdog Timer  | 1  | 1  | WDTO, Sleep  |
| COM                      | f   | $f = \overline{f}$  | 1  | 1  | N, Z   |
| COM                      | f,WREG  | WREG = $\overline{f}$   | 1  | 1  | N, Z   |
| COM                      | Ws,Wd   | $Wd = \overline{Ws}$  | 1  | 1  | N, Z   |
| CP                       | f   | Compare f with WREG   | 1  | 1  | C, DC, N, OV, Z  |
| CP                       | Wb,#lit5  | Compare Wb with lit5  | 1  | 1  | C, DC, N, OV, Z  |
| CP                       | Wb,Ws   | Compare Wb with Ws (Wb – Ws)  | 1  | 1  | C, DC, N, OV, Z  |
| CP0                      | f   | Compare f with 0x0000   | 1  | 1  | C, DC, N, OV, Z  |
| CP0                      | Ws  | Compare Ws with 0x0000  | 1  | 1  | C, DC, N, OV, Z  |
| CPB                      | f   | Compare f with WREG, with Borrow  | 1  | 1  | C, DC, N, OV, Z  |
| CPB                      | Wb,#lit5  | Compare Wb with lit5, with Borrow   | 1  | 1  | C, DC, N, OV, Z  |
| CPB                      | Wb,Ws   | Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$  | 1  | 1  | C, DC, N, OV, Z  |
| CPSEQ                    | Wb,Wn   | Compare Wb with Wn, Skip if =   | 1  | 1<br>(2 or 3)  | None   |
| CPSGT                    | Wb,Wn   | Compare Wb with Wn, Skip if >   | 1  | 1<br>(2 or 3)  | None   |
| CPSLT                    | Wb,Wn   | Compare Wb with Wn, Skip if <   | 1  | 1<br>(2 or 3)  | None   |
| CPSNE                    | Wb,Wn   | Compare Wb with Wn, Skip if ≠   | 1  | 1<br>(2 or 3)  | None   |
| DAW.B                    | Wn  | Wn = Decimal Adjust Wn  | 1  | 1  | С  |
| DEC                      | f   | f = f - 1   | 1  | 1  | C, DC, N, OV, Z  |
| DEC                      | f,WREG  | WREG = f –1   | 1  | 1  | C, DC, N, OV, Z  |
| DEC                      | Ws,Wd   | Wd = Ws - 1   | 1  | 1  | C, DC, N, OV, Z  |
| DEC2                     | f   |   | 1  | 1  | C, DC, N, OV, Z  |
| DEC2                     | f,WREG  |   |  |  | C, DC, N, OV, Z  |
| DEC2                     | Ws,Wd   |   |  |  | C, DC, N, OV, Z  |
| DISI                     | #lit14  |   |  |  | None   |
| DIV.SW                   | Wm,Wn   | Signed 16/16-bit Integer Divide   | 1  | 18   | N, Z, C, OV  |
| DIV.SD                   | Wm,Wn   | Signed 32/16-bit Integer Divide   | 1  | 18   | N, Z, C, OV  |
|                          |   | Unsigned 16/16-bit Integer Divide   | 1  | 18   | N, Z, C, OV  |
| DIV.UW                   | Wm,Wn   |   |  |  | N 7 0 011  |
| DIV.UW<br>DIV.UD         | Wm,Wn   | Unsigned 32/16-bit Integer Divide   | 1  | 18   | N, Z, C, OV  |
| DIV.UW<br>DIV.UD<br>EXCH | Wm,Wn<br>Wns,Wnd  | Unsigned 32/16-bit Integer Divide<br>Swap Wns with Wnd  | 1  | 18<br>1  | None   |
| DIV.UW<br>DIV.UD         | Wm,Wn   | Unsigned 32/16-bit Integer Divide   | 1  | 18   |  |
|                          | BTSS<br>BTST.C<br>BTST.Z<br>BTST.Z<br>BTST.Z<br>BTST.Z<br>BTSTS.C<br>BTSTS.C<br>CALL<br>CALL<br>CLR<br>CALL<br>CLR<br>CLR<br>CC<br>CALL<br>CLR<br>C<br>CALL<br>C<br>CALL<br>C<br>C<br>C<br>C<br>C<br>C<br>C<br>C<br>C<br>C<br>C<br>C<br>C | BTSS f, #bit4<br>BTSS Ws, #bit4<br>BTST f, #bit4<br>BTST.C Ws, #bit4<br>BTST.C Ws, #bit4<br>BTST.C Ws, Wb<br>BTST.Z Ws, Wb<br>BTSTS f, #bit4<br>BTSTS.C Ws, #bit4<br>BTSTS.C Ws, #bit4<br>BTSTS.C Ws, #bit4<br>CALL lit23<br>CALL Wn<br>CLR f<br>CLR WREG<br>CLR WS<br>CLRWDT<br>COM f<br>COM f, WREG<br>CLR Ws<br>CLRWDT<br>COM f, WREG<br>COM f, WREG<br>COM f, WREG<br>COM f, WREG<br>COM f, WREG<br>COM Ws, Wd<br>CP f<br>CP Wb, #lit5<br>CP Wb, #lit5<br>CP Wb, #lit5<br>CP Wb, #lit5<br>CPB f<br>CPB f<br>CPB f<br>CPB Wb, #lit5<br>CPB Wb, #lit5<br>CPB Wb, Wn<br>CPSEQ Wb, Wn<br>CPSEQ Wb, Wn<br>CPSEQ Wb, Wn<br>CPSET Wb, Wn<br>CPSIT WB | BTSSf, #bit4Bit Test f, Skip if SetBTSSWs, #bit4Bit Test Ws, Skip if SetBTSTf, #bit4Bit Test Ws to CBTST.2Ws, #bit4Bit Test Ws to CBTST.2Ws, #bit4Bit Test Ws to CBTST.2Ws, WbBit Test Ws-Wb> to CBTST.2Ws, WbBit Test Ws-Wb> to CBTST.2Ws, WbBit Test Ws-Wb> to CBTSTS.CWs, WbBit Test Ws-Wb> to ZBTSTS.CWs, #bit4Bit Test Ws to Z, then SetBTSTS.CWs, #bit4Bit Test Ws to Z, then SetCALLNnCall Indirect SubroutineCALLNnCall Indirect SubroutineCLRff = 0x0000CLRWREGWREG = 0x0000CLRWaWsCOMf, WEEGWREG = fCOMf, WEEGWREG = fCOMf, WEEGCompare f with WREGCPfCompare f with WREGCPfCompare Wb with lit5CPfCompare Wb with Ws (Wb – Ws)CP0fCompare Wb with Ws, with BorrowCP8Wb, %I15Compare Wb with Wn, Skip if >CPSEQWb, WnCompare Wb with Wn, Skip if < | Assembly Syntax         Description         Words           BTSS         f, #bit4         Bit Test f, Skip if Set         1           BTSS         f, #bit4         Bit Test Ws, Skip if Set         1           BTST         f, #bit4         Bit Test Ws, Skip if Set         1           BTST.C         Ws, #bit4         Bit Test Ws to C         1           BTST.Z         Ws, #bit4         Bit Test Ws/Wb to Z         1           BTST.Z         Ws, #bit4         Bit Test Ws/Wb to Z         1           BTSTS.Z         Ws, #bit4         Bit Test Ws/Wb to Z         1           BTSTS.Z         Ws, #bit4         Bit Test Ws to C, then Set         1           BTSTS.Z         Ws, #bit4         Bit Test Ws to Z, then Set         1           BTSTS.Z         Ws, #bit4         Bit Test Ws to Z, then Set         1           CALL         lit23         Call Subroutine         2         2           CALL         Wn         Call Indirect Subroutine         1         1           CLR         K         Ms         0x0000         1         1           CLR         H         Compare fwith WREG         1         1           COM         f, wREG         WREG = $\overline{f}$ 1 <td>Assembly Syntax         Description         Words         Cycles           BTSS         f, #bit4         Bit Test f, Skip if Set         1         1         (2 or 3)           BTSS         We, #bit4         Bit Test Ws, Skip if Set         1         1         1           BTST         f, #bit4         Bit Test Ws to C         1         1         1           BTST.C         We, #bit4         Bit Test Ws to Z         1         1         1           BTST.C         We, wb         Bit Test Ws-Wb- to Z         1         1         1           BTSTS.C         We, wb.         Bit Test Ws-Wb- to Z         1         1         1           BTSTS.C         We, wb.         Bit Test Ws to C, then Set         1         1         1           BTSTS.C         We, wb.         Bit Test Ws to Z, then Set         1         1         1           BTSTS.C         We, wb.         Bit Test Ws to Z, then Set         1         1         1           CALL         NIC         Call Indirect Subroutine         2         2         2           CALL         Wa         Wa&lt;0x000</td> 1         1         1         1           CLR         WEEG         WWEEG         0000 | Assembly Syntax         Description         Words         Cycles           BTSS         f, #bit4         Bit Test f, Skip if Set         1         1         (2 or 3)           BTSS         We, #bit4         Bit Test Ws, Skip if Set         1         1         1           BTST         f, #bit4         Bit Test Ws to C         1         1         1           BTST.C         We, #bit4         Bit Test Ws to Z         1         1         1           BTST.C         We, wb         Bit Test Ws-Wb- to Z         1         1         1           BTSTS.C         We, wb.         Bit Test Ws-Wb- to Z         1         1         1           BTSTS.C         We, wb.         Bit Test Ws to C, then Set         1         1         1           BTSTS.C         We, wb.         Bit Test Ws to Z, then Set         1         1         1           BTSTS.C         We, wb.         Bit Test Ws to Z, then Set         1         1         1           CALL         NIC         Call Indirect Subroutine         2         2         2           CALL         Wa         Wa<0x000 |

### TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)

## 27.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ64GA004 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ64GA004 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

## Absolute Maximum Ratings<sup>(†)</sup>

| Ambient temperature under bias  | 40°C to +135°C       |
|---|----------------------|
| Storage temperature   |                      |
| Voltage on VDD with respect to Vss  | 0.3V to +4.0V        |
| Voltage on any combined analog and digital pin and MCLR, with respect to Vss        | 0.3V to (VDD + 0.3V) |
| Voltage on any digital only pin with respect to Vss                                 | -0.3V to +6.0V       |
| Voltage on VDDCORE with respect to Vss  | -0.3V to +3.0V       |
| Maximum current out of Vss pin  |                      |
| Maximum current into VDD pin (Note 1)   | 250 mA               |
| Maximum output current sunk by any I/O pin  |                      |
| Maximum output current sourced by any I/O pin                                       | 25 mA                |
| Maximum current sunk by all ports   | 200 mA               |
| Maximum current sourced by all ports (Note 1)                                       | 200 mA               |
| Note 1: Maximum allowable current is a function of device maximum power dissipation | (see Table 27-1).    |

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### TABLE 27-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

| DC CHARACTERISTICS                   |                |             | Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended |                                 |                       |              |  |  |  |  |
|--------------------------------------|----------------|-------------|--|---------------------------------|-----------------------|--------------|--|--|--|--|
| Parameter Typical <sup>(1)</sup> Max |                |             | Units  |                                 |                       |              |  |  |  |  |
| Idle Current (I                      | IDLE): Core Of | f, Clock On | Base Current,  | PMD Bits are Set <sup>(2)</sup> |                       |              |  |  |  |  |
| DC40                                 | 150            | 200         | μA   | -40°C                           |                       |              |  |  |  |  |
| DC40a                                | 150            | 200         | μA   | +25°C                           | 2.0V <sup>(3)</sup>   |              |  |  |  |  |
| DC40b                                | 150            | 200         | μA   | +85°C                           | 2.000                 |              |  |  |  |  |
| DC40c                                | 165            | 220         | μA   | +125°C                          |                       |              |  |  |  |  |
| DC40d                                | 250            | 325         | μA   | -40°C                           |                       | – 1 MIPS     |  |  |  |  |
| DC40e                                | 250            | 325         | μA   | +25°C                           | 3.3∨ <sup>(4)</sup>   |              |  |  |  |  |
| DC40f                                | 250            | 325         | μΑ   | +85°C                           | 3.3017                |              |  |  |  |  |
| DC40g                                | 275            | 360         | μΑ   | +125°C                          |                       |              |  |  |  |  |
| DC43                                 | 0.55           | 0.72        | mA   | -40°C                           |                       |              |  |  |  |  |
| DC43a                                | 0.55           | 0.72        | mA   | +25°C                           | 2.0√ <sup>(3)</sup>   | – 4 MIPS     |  |  |  |  |
| DC43b                                | 0.55           | 0.72        | mA   | +85°C                           | 2.00(*/               |              |  |  |  |  |
| DC43c                                | 0.60           | 0.8         | mA   | +125°C                          | 1                     |              |  |  |  |  |
| DC43d                                | 0.82           | 1.1         | mA   | -40°C                           |                       |              |  |  |  |  |
| DC43e                                | 0.82           | 1.1         | mA   | +25°C                           | 3.3V <sup>(4)</sup>   |              |  |  |  |  |
| DC43f                                | 0.82           | 1.1         | mA   | +85°C                           | 3.30(4)               |              |  |  |  |  |
| DC43g                                | 0.91           | 1.2         | mA   | +125°C                          |                       |              |  |  |  |  |
| DC47                                 | 3              | 4           | mA   | -40°C                           |                       |              |  |  |  |  |
| DC47a                                | 3              | 4           | mA   | +25°C                           | 2.5∨ <sup>(3)</sup>   | – 16 MIPS    |  |  |  |  |
| DC47b                                | 3              | 4           | mA   | +85°C                           | 2.50(*)               |              |  |  |  |  |
| DC47c                                | 3.3            | 4.4         | mA   | +125°C                          | 1                     |              |  |  |  |  |
| DC47d                                | 3.5            | 4.6         | mA   | -40°C                           |                       |              |  |  |  |  |
| DC47e                                | 3.5            | 4.6         | mA   | +25°C                           |                       |              |  |  |  |  |
| DC47f                                | 3.5            | 4.6         | mA   | +85°C                           | 3.30(*)               |              |  |  |  |  |
| DC47g                                | 3.9            | 5.1         | mA   | +125°C                          | 1                     |              |  |  |  |  |
| DC50                                 | 0.85           | 1.1         | mA   | -40°C                           |                       |              |  |  |  |  |
| DC50a                                | 0.85           | 1.1         | mA   | +25°C                           | 0 (3)                 |              |  |  |  |  |
| DC50b                                | 0.85           | 1.1         | mA   | +85°C                           | 2.0∨ <sup>(3)</sup>   |              |  |  |  |  |
| DC50c                                | 0.94           | 1.2         | mA   | +125°C                          | 1                     |              |  |  |  |  |
| DC50d                                | 1.2            | 1.6         | mA   | -40°C                           |                       | FRC (4 MIPS) |  |  |  |  |
| DC50e                                | 1.2            | 1.6         | mA   | +25°C                           | 0 0 (4)               |              |  |  |  |  |
| DC50f                                | 1.2            | 1.6         | mA   | +85°C                           | - 3.3∨ <sup>(4)</sup> |              |  |  |  |  |
| DC50g                                | 1.3            | 1.8         | mA   | +125°C                          | 1                     |              |  |  |  |  |

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


2: The test conditions for all IIDLE measurements are as follows: OSCI driven with external square wave from rail-to-rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator is disabled (DISVREG tied to VDD).

4: On-chip voltage regulator is enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

|                          | Units            |          | MILLIMETERS |      |  |  |
|--------------------------|------------------|----------|-------------|------|--|--|
| Dimensior                | Dimension Limits |          | NOM         | MAX  |  |  |
| Contact Pitch            | E                | 1.27 BSC |             |      |  |  |
| Contact Pad Spacing      | С                |          | 9.40        |      |  |  |
| Contact Pad Width (X28)  | X                |          |             | 0.60 |  |  |
| Contact Pad Length (X28) | Y                |          |             | 2.00 |  |  |
| Distance Between Pads    | Gx               | 0.67     |             |      |  |  |
| Distance Between Pads    | G                | 7.40     |             |      |  |  |

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                            | MILLIMETERS |      |          |      |
|----------------------------|-------------|------|----------|------|
| Dimension Limits           |             | MIN  | NOM      | MAX  |
| Contact Pitch              | E           |      | 0.65 BSC |      |
| Optional Center Pad Width  | W2          |      |          | 4.25 |
| Optional Center Pad Length | T2          |      |          | 4.25 |
| Contact Pad Spacing        | C1          |      | 5.70     |      |
| Contact Pad Spacing        | C2          |      | 5.70     |      |
| Contact Pad Width (X28)    | X1          |      |          | 0.37 |
| Contact Pad Length (X28)   | Y1          |      |          | 1.00 |
| Distance Between Pads      | G           | 0.20 |          |      |

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

## APPENDIX A: REVISION HISTORY

## **Revision A (March 2007)**

Original data sheet for the PIC24FJ64GA004 family of devices.

## Revision B (March 2007)

Changes to Table 26-8; packaging diagrams updated.

## **Revision C (January 2008)**

- Update of electrical specifications to include DC characteristics for Extended Temperature devices.
- Update for A/D converter chapter to include information on internal band gap voltage reference.
- Added "Appendix B: "Additional Guidance for PIC24FJ64GA004 Family Applications".
- General revisions to incorporate corrections included in document errata to date (DS80333).

## **Revision D (January 2010)**

- Update of electrical specifications to include 60°C specifications for power-down current to DC characteristics.
- Removes references to JTAG programming throughout the document.
- · Other minor typographic corrections throughout.

## Revision E (May 2013)

- Updates all pin diagrams to indicate 5V tolerant pins.
- · Updates all package labeling diagrams.
- Changes the VREGS bit name (RCON<8>) to PMSLP in all occurrences throughout the data sheet; also updates the description of the bit's functionality in Register 6-1. (The actual operation of the bit remains unchanged.)
- Adds additional explanatory text to the following sections:
  - Section 9.2.1 "Sleep Mode"
  - Section 10.4.2.1 "Peripheral Pin Select Function Priority"
  - Section 24.2.3 "On-Chip Regulator and POR"

- Updates Section 2.0 "Guidelines for Getting Started with 16-Bit Microcontrollers" with the most current information on VCAP selection.
- Replaces Table 6-3 (Reset Delay Times) with an updated version.
- Updates Section 7.0 "Interrupt Controller" by adding a description of the INTTREG register (Register 7-31).
- Updates Section 8.0 "Oscillator Configuration" by correcting the external oscillator inputs in Figure 8-1 and a new unlock code sequence in Example 8-1.
- Replaces Example 10-2 with a new code example.
- Updates Section 19.0 "Real-Time Clock and Calendar (RTCC)" to add introductory text and amend input sources in Figure 19-1.
- Updates Section 20.0 "Programmable Cyclic Redundancy Check (CRC) Generator" with a more current version (no technical changes to the module or its operation).
- Updates Section 26.0 "Instruction Set Summary":
  - Updates syntax of ASR, DAW, LSR, MOV and SL instructions to conform with the *Programmer's Reference Manual*
  - Adds previously omitted instruction, FBCL
- · Adds to Section 27.0 "Electrical Characteristics":
  - New Specification DC18 (VBOR) to Table 27-3
    New Specifications DI60a (IICL), DI60b (IICH)
  - and DI60c (ΣΙΙCT) to Table 27-7
  - New Table 27-10 (Comparator Specifications) and Table 27-11 (Comparator Voltage Reference Specifications); previous Table 27-10 is now renumbered as Table 27-12, and all subsequent tables renumbered accordingly
  - New Table 27-17 (Internal RC Oscillator Specifications)
  - New specifications, AD08 (IVREF), AD09 (ZREF) and AD13 (Leakage Current), to Table 27-20
  - Combines previous Table 27-15 (AC Characteristics: Internal RC Accuracy) and Table 27-16 (Internal RC Accuracy) into a new Table 27-18 (AC Characteristics: Internal RC Accuracy)
- Other minor typographic corrections throughout.