

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

| Product Status | Active |
|----------------------------|-------------------------------------------------------------------------------|
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, PMP, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, LVD, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 48KB (16K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | A/D 10x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 28-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24fj48ga002-i-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also aids in migrating to the next larger device. This is true when moving between devices with the same pin count, or even jumping from 28-pin to 44-pin devices.

The PIC24F family is pin-compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

1.2 Other Special Features

- **Communications:** The PIC24FJ64GA004 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are two independent I²C modules that support both Master and Slave modes of operation. Devices also have, through the Peripheral Pin Select (PPS) feature, two independent UARTs with built-in IrDA encoder/decoders and two SPI modules.
- Peripheral Pin Select (PPS): The Peripheral Pin Select feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Parallel Master/Enhanced Parallel Slave Port: One of the general purpose I/O ports can be reconfigured for enhanced parallel data communications. In this mode, the port can be configured for both master and slave operations, and supports 8-bit and 16-bit data transfers with up to 16 external address lines in Master modes.
- Real-Time Clock/Calendar (RTCC): This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.
- **10-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds.

1.3 Details on Individual Family Members

Devices in the PIC24FJ64GA004 family are available in 28-pin and 44-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in two ways:

- Flash program memory (64 Kbytes for PIC24FJ64GA devices, 48 Kbytes for PIC24FJ48GA devices, 32 Kbytes for PIC24FJ32GA devices and 16 Kbytes for PIC24FJ16GA devices).
- 2. Internal SRAM memory (4k for PIC24FJ16GA devices, 8k for all other devices in the family).
- Available I/O pins and ports (21 pins on 2 ports for 28-pin devices and 35 pins on 3 ports for 44-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1.

A list of the pin features that are available on the PIC24FJ64GA004 family devices, sorted by function, is shown in Table 1-2. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

2.4 **Voltage Regulator Pins** (ENVREG/DISVREG and VCAP/VDDCORE)

| Note: | This section applies only to PIC24F J |
|-------|--------------------------------------------|
| | devices with an on-chip voltage regulator. |

The on-chip voltage regulator enable/disable pin (ENVREG or DISVREG, depending on the device family) must always be connected directly to either a supply voltage or to ground. The particular connection is determined by whether or not the regulator is to be used:

- For ENVREG, tie to VDD to enable the regulator. or to ground to disable the regulator
- · For DISVREG, tie to ground to enable the regulator or to VDD to disable the regulator

Refer to Section 24.2 "On-Chip Voltage Regulator" for details on connecting and using the on-chip regulator.

When the regulator is enabled, a low-ESR (< 5Ω) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD and must use a capacitor of 10 µF connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specification can be used.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP/VDDCORE. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to Section 27.0 "Electrical Characteristics" for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to Section 27.0 "Electrical Characteristics" for information on VDD and VDDCORE.



| TABLE 2-1: | SUITABLE CAPACITOR | JITABLE CAPACITOR EQUIVALENTS | | | | | | | | |
|------------|--------------------|-------------------------------|----------------|---------------|---------------|--|--|--|--|--|
| Make | Part # | Nominal Capacitance | Base Tolerance | Rated Voltage | Temp. Range | | | | | |
| TDK | C3216X7R1C106K | 10 µF | ±10% | 16V | -55 to +125°C | | | | | |
| TDK | C3216X5R1C106K | 10 µF | ±10% | 16V | -55 to +85°C | | | | | |
| Panasonic | ECJ-3YX1C106K | 10 µF | ±10% | 16V | -55 to +125°C | | | | | |
| Panasonic | ECJ-4YB1C106K | 10 µF | ±10% | 16V | -55 to +85°C | | | | | |
| Murata | GRM32DR71C106KA01L | 10 µF | ±10% | 16V | -55 to +125°C | | | | | |
| Murata | GRM31CR61C106KC31L | 10 µF | ±10% | 16V | -55 to +85°C | | | | | |

6.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, **"Reset"** (DS39712).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- BOR: Brown-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Opcode Reset
- · UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A Power-on Reset will clear all bits except for the BOR and POR bits (RCON<1:0>) which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.



| R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
|-----------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|---------|-------------------|------------------|-----------------|-------|--|--|
| NSTDIS | | — | — | — | — | — | — | | |
| bit 15 | | • | | • | | | bit 8 | | |
| | | | | | | | | | |
| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | | |
| | | — | MATHERR | ADDRERR | STKERR | OSCFAIL | — | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimplem | nented bit, read | l as '0' | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | own | | |
| bit 15 bit 14-5 bit 4 bit 3 bit 2 | NSTDIS: Interrupt Nesting Disable bit 1 = Interrupt nesting is disabled 0 = Interrupt nesting is enabled Unimplemented: Read as '0' MATHERR: Arithmetic Error Trap Status bit 1 = Overflow trap has occurred 0 = Overflow trap has not occurred ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 0 = Address error trap has not occurred STKERB: Stack Error Trap Status bit | | | | | | | | |
| bit 1 bit 0 | 1 = Stack error trap has occurred 0 = Stack error trap has not occurred OSCFAIL: Oscillator Failure Trap Status bit 1 = Oscillator failure trap has occurred 0 = Oscillator failure trap has not occurred Unimplemented: Read as '0' | | | | | | | | |

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

| | | - | | | - | | D 4 + 4 + 6 |
|----------------|-----------------|------------------------------------|------------------|-------------------|------------------|-----------------|--------------------|
| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | AD1IF | U1TXIF | U1RXIF | SPI1IF | SPF1IF | 13IF |
| DIT 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/M-0 | 11-0 | R/W-0 | R/W-0 | R/\\/_0 | R/W/-0 |
| T2IF | OC2IE | IC2IE | _ | T1IF | OC1IE | IC1IE | INTOIF |
| bit 7 | 002 | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimplem | nented bit, read | 1 as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | iown |
| | | | | | | | |
| bit 15-14 | Unimplemen | ted: Read as ' |)' | | | | |
| bit 13 | AD1IF: A/D C | Conversion Con | plete Interrup | t Flag Status bit | | | |
| | 1 = Interrupt r | request has occ request has not | concurred | | | | |
| bit 12 | U1TXIF: UAR | RT1 Transmitter | Interrupt Flag | Status bit | | | |
| | 1 = Interrupt r | request has occ | curred | | | | |
| | 0 = Interrupt r | request has not | occurred | | | | |
| bit 11 | U1RXIF: UAF | RT1 Receiver Ir | iterrupt Flag S | tatus bit | | | |
| | 1 = Interrupt r | request has occ | curred | | | | |
| bit 10 | SPI1IE SPI1 | Event Interrunt | Flag Status h | it | | | |
| | 1 = Interrupt r | request has occ | curred | it i | | | |
| | 0 = Interrupt r | request has not | occurred | | | | |
| bit 9 | SPF1IF: SPI1 | I Fault Interrupt | Flag Status b | it | | | |
| | 1 = Interrupt r | request has occ | curred | | | | |
| hit 8 | T3IE· Timer3 | Interrunt Flag | Status bit | | | | |
| bit o | 1 = Interrupt r | request has occ | curred | | | | |
| | 0 = Interrupt r | request has not | occurred | | | | |
| bit 7 | T2IF: Timer2 | Interrupt Flag S | Status bit | | | | |
| | 1 = Interrupt r | request has occ | curred | | | | |
| bit 6 | | it Compare Ch | occurred | nt Elan Status k | nit | | |
| | 1 = Interrupt r | request has occ | curred | prinag Status r | Jit | | |
| | 0 = Interrupt r | request has not | occurred | | | | |
| bit 5 | IC2IF: Input C | Capture Channe | el 2 Interrupt F | lag Status bit | | | |
| | 1 = Interrupt r | request has occ | curred | | | | |
| hit 1 | 0 = Interrupt r | request has not | occurred | | | | |
| Dil 4 bit 2 | | Interrupt Eleg 9 |) Statua hit | | | | |
| DIL 3 | 1 = Interrupt r | request has occ | surred | | | | |
| | 0 = Interrupt r | request has not | occurred | | | | |
| bit 2 | OC1IF: Outpu | ut Compare Ch | annel 1 Interru | pt Flag Status b | bit | | |
| | 1 = Interrupt r | request has occ | curred . | | | | |
| | 0 = Interrupt r | request has not | occurred | | | | |

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

| U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | U-0 |
|---------------|-----------------|-------------------------------------|------------------|-------------------|----------------|-----------------|--------|
| | _ | PMPIE | | _ | | OC5IE | _ |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| IC5IE | IC4IE | IC3IE | — | | | SPI2IE | SPF2IE |
| bit 7 | | | | | | | bit 0 |
| l egend: | | | | | | |] |
| R = Readable | e bit | W = Writable | bit | U = Unimplem | nented bit rea | ad as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | own |
| | - | | | | | | |
| bit 15-14 | Unimplemen | ted: Read as ' | כי | | | | |
| bit 13 | PMPIE: Para | llel Master Port | Interrupt Enal | ole bit | | | |
| | 1 = Interrupt | request is enab | led | | | | |
| 1 1 10 10 | 0 = Interrupt | request is not e | nabled | | | | |
| bit 12-10 | Unimplemen | ted: Read as ' |), D, | | | | |
| bit 9 | OC5IE: Output | ut Compare Ch | annel 5 Interru | ipt Enable bit | | | |
| | 0 = Interrupt i | request is enab | nabled | | | | |
| bit 8 | Unimplemen | ted: Read as ' | o' | | | | |
| bit 7 | IC5IE: Input (| Capture Channe | el 5 Interrupt E | nable bit | | | |
| | 1 = Interrupt | request is enab | led | | | | |
| | 0 = Interrupt i | request is not e | nabled | | | | |
| bit 6 | IC4IE: Input (| Capture Channe | el 4 Interrupt E | nable bit | | | |
| | 1 = Interrupt I | request is enab request is not e | ied nabled | | | | |
| bit 5 | IC3IE: Input (| Capture Channe | el 3 Interrupt E | nable bit | | | |
| | 1 = Interrupt | request is enab | led | | | | |
| | 0 = Interrupt | request is not e | nabled | | | | |
| bit 4-2 | Unimplemen | ted: Read as ' | כ' | | | | |
| bit 1 | SPI2IE: SPI2 | Event Interrupt | t Enable bit | | | | |
| | 1 = Interrupt | request is enab | led | | | | |
| hit 0 | | 2 Equest is not e | t Enchlo hit | | | | |
| | 1 = Interruptu | request is each | | | | | |
| | 0 = Interrupt I | request is not e | nabled | | | | |
| | · | | | | | | |

8.0 OSCILLATOR CONFIGURATION

| Note: | This data sheet summarizes the features of | | | | | | | | |
|-------|--------------------------------------------|--|--|--|--|--|--|--|--|
| | this group of PIC24F devices. It is not | | | | | | | | |
| | intended to be a comprehensive reference | | | | | | | | |
| | source. For more information, refer to the | | | | | | | | |
| | "PIC24F Family Reference Manual", | | | | | | | | |
| | "Oscillator" (DS39700). | | | | | | | | |

The oscillator system for PIC24FJ64GA004 family devices has the following features:

- A total of four external and internal oscillator options as clock sources, providing 11 different clock modes
- On-chip 4x PLL to boost internal operating frequency on select internal and external oscillator sources

- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown

A simplified diagram of the oscillator system is shown in Figure 8-1.



FIGURE 8-1: PIC24FJ64GA004 FAMILY CLOCK DIAGRAM

8.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 8-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. The Clock Divider register (Register 8-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator.

The FRC Oscillator Tune register (Register 8-3) allows the user to fine-tune the FRC oscillator over a range of approximately ±12%.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

| U-0 | R-0 | R-0 | R-0 | U-0 | R/W-x ⁽¹⁾ | R/W-x ⁽¹⁾ | R/W-x ⁽¹⁾ |
|--------|-------|-------|-------|-----|----------------------|----------------------|----------------------|
| — | COSC2 | COSC1 | COSC0 | — | NOSC2 | NOSC1 | NOSC0 |
| bit 15 | | | | | | | bit 8 |

| R/SO-0 | R/W-0 | R-0 ⁽³⁾ | U-0 | R/CO-0 | U-0 | R/W-0 | R/W-0 |
|---------|-----------------------|--------------------|-----|--------|-----|--------|-------|
| CLKLOCK | IOLOCK ⁽²⁾ | LOCK | — | CF | — | SOSCEN | OSWEN |
| bit 7 | | | | | | | bit 0 |

| Legend: | CO = Clearable Only bit | SO = Settable Only bit | |
|-------------------|-------------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15 Unimplemented: Read as '0'

- bit 14-12 **COSC<2:0>:** Current Oscillator Selection bits
 - 111 = Fast RC Oscillator with Postscaler (FRCDIV)
 - 110 = Reserved
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (SOSC)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
 - 000 = Fast RC Oscillator (FRC)

bit 11 Unimplemented: Read as '0'

bit 10-8 NOSC<2:0>: New Oscillator Selection bits⁽¹⁾

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = Reserved
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = Fast RC Oscillator (FRC)
- Note 1: Reset values for these bits are determined by the FNOSCx Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1' once the IOLOCK bit is set, it cannot be cleared.
 - 3: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.



FIGURE 12-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM

3: The A/D Event Trigger is available only on Timer2/3.

NOTES:

17.1 UARTx Baud Rate Generator (BRG)

The UARTx module includes a dedicated 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16-bit timer. Equation 17-1 shows the formula for computation of the baud rate with BRGH = 0.

EQUATION 17-1: UARTx BAUD RATE WITH BRGH = $0^{(1)}$

Baud Rate = $\frac{FCY}{16 \cdot (UxBRG + 1)}$ UxBRG = $\frac{FCY}{16 \cdot Baud Rate} - 1$

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

Example 17-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is FCY/16 (for UxBRG = 0) and the minimum baud rate possible is FCY/(16 * 65536).

Equation 17-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 17-2: UARTx BAUD RATE WITH BRGH = $1^{(1)}$

Baud Rate =
$$\frac{FCY}{4 \cdot (UxBRG + 1)}$$

 $UxBRG = \frac{FCY}{4 \cdot Baud Rate} - 1$
Note 1: Based on FCY = FOSC/2; Doze mode

and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 17-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

```
Desired Baud Rate = FCY/(16 (UxBRG + 1))
Solving for UxBRG value:

UxBRG = ((FCY/Desired Baud Rate)/16) - 1
UxBRG = ((4000000/9600)/16) - 1
UxBRG = 25
Calculated Baud Rate = 4000000/(16 (25 + 1))

= 9615

Error = (Calculated Baud Rate - Desired Baud Rate)

Desired Baud Rate = (9615 - 9600)/9600

= 0.16%
```

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

REGISTER 17-3: UXTXREG: UARTX TRANSMIT REGISTER

| U-x | U-x | U-x | U-x | U-x | U-x | U-x | W-x |
|--------|-----|-----|-----|-----|-----|-----|-------|
| — | — | — | — | — | — | — | UTX8 |
| bit 15 | | | | | | | bit 8 |

| W-x | W-x | W-x | W-x | W-x | W-x | W-x | W-x |
|-------|------|------|------|------|------|------|-------|
| UTX7 | UTX6 | UTX5 | UTX4 | UTX3 | UTX2 | UTX1 | UTX0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | d as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-9 Unimplemented: Read as '0'

bit 8 **UTX8:** UARTx Data of the Transmitted Character bit (in 9-bit mode)

bit 7-0 UTX<7:0>: UARTx Data of the Transmitted Character bits

REGISTER 17-4: UXRXREG: UARTX RECEIVE REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R-0 |
|--------|-----|-----|-----|-----|-----|-----|-------|
| — | — | — | — | — | — | — | URX8 |
| bit 15 | | | | | | | bit 8 |

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|-------|------|------|------|------|------|------|-------|
| URX7 | URX6 | URX5 | URX4 | URX3 | URX2 | URX1 | URX0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | 1 as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-9 Unimplemented: Read as '0'

bit 8 URX8: UARTx Data of the Received Character bit (in 9-bit mode)

bit 7-0 URX<7:0>: UARTx Data of the Received Character bits

19.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

19.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR<1:0> bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 19-1).

By writing the RTCVALH byte, the RTCC Pointer value (the RTCPTR<1:0> bits) decrements by one until the bits reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 19-1: RTCVAL REGISTER MAPPING

| RTCPTR | RTCC Value Register Window | | | | |
|--------|----------------------------|-------------|--|--|--|
| <1:0> | RTCVAL<15:8> | RTCVAL<7:0> | | | |
| 00 | MINUTES | SECONDS | | | |
| 01 | WEEKDAY | HOURS | | | |
| 10 | MONTH | DAY | | | |
| 11 | | YEAR | | | |

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 19-2).

By writing the ALRMVALH byte, the Alarm Pointer value (the ALRMPTR<1:0> bits) decrements by one until the bits reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

EXAMPLE 19-1: SETTING THE RTCWREN BIT

```
asm volatile("push w7");
asm volatile("push w8");
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov w8, _NVMKEY");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RCFGCAL, #13"); //set the RTCWREN bit
asm volatile("pop w8");
asm volatile("pop w7");
```

TABLE 19-2: ALRMVAL REGISTER MAPPING

| ALRMPTR | Alarm Value Register Window | | | |
|---------|-----------------------------|--------------|--|--|
| <1:0> | ALRMVAL<15:8> | ALRMVAL<7:0> | | |
| 00 | ALRMMIN | ALRMSEC | | |
| 01 | ALRMWD | ALRMHR | | |
| 10 | ALRMMNTH | ALRMDAY | | |
| 11 | _ | | | |

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL, the bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

| Note: | This only applies to read operations and |
|-------|------------------------------------------|
| | not write operations. |

19.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 19-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 19-1.

21.0 10-BIT HIGH-SPEED A/D CONVERTER

| Note: | This data sheet summarizes the features of | | | | | | |
|-------|--------------------------------------------|--|--|--|--|--|--|
| | this group of PIC24F devices. It is not | | | | | | |
| | intended to be a comprehensive reference | | | | | | |
| | source. For more information, refer to the | | | | | | |
| | "PIC24F Family Reference Manual", | | | | | | |
| | "10-Bit A/D Converter" (DS39705). | | | | | | |

The 10-bit A/D Converter has the following key features:

- · Successive Approximation (SAR) conversion
- Conversion speeds of up to 500 ksps
- Up to 13 analog input pins
- External voltage reference input pins
- · Automatic Channel Scan mode
- · Selectable conversion trigger source
- 16-word conversion result buffer
- · Selectable Buffer Fill modes
- · Four result alignment options
- Operation during CPU Sleep and Idle modes

Depending on the particular device pinout, the 10-bit A/D Converter can have up to three analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins. The actual number of analog input pins and the external voltage reference input configuration will depend on the specific device.

A block diagram of the A/D Converter is shown in Figure 21-1.

To perform an A/D conversion:

- 1. Configure the A/D module:
 - a) Select the port pins as analog inputs (AD1PCFG<15:0>).
 - b) Select the voltage reference source to match the expected range on the analog inputs (AD1CON2<15:13>).
 - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
 - e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
 - f) Select the interrupt rate (AD1CON2<5:2>).
 - g) Turn on the A/D module (AD1CON1<15>).
- 2. Configure the A/D interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select the A/D interrupt priority.

REGISTER 21-3: AD1CON3: A/D CONTROL REGISTER 3

| R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| ADRC | — | — | SAMC4 | SAMC3 | SAMC2 | SAMC1 | SAMC0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | | |
|-------------------|-----------------------------------|-----------------------------------------|--|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared x = Bit is unknown | | | |
| hit 15 ADRC | • A/D Conversion Clock Source bit | | | | |

| bit 15 | |
|-----------|---------------------------------------------|
| | 1 = A/D internal RC clock |
| | 0 = Clock derived from system clock |
| bit 14-13 | Unimplemented: Read as '0' |
| bit 12-8 | SAMC<4:0>: Auto-Sample Time bits |
| | 11111 = 31 T AD |
| | |
| | 00001 = 1 TAD |
| | 00000 = 0 TAD (not recommended) |
| bit 7-0 | ADCS<7:0>: A/D Conversion Clock Select bits |
| | 11111111 |
| | ····· = Reserved |
| | 0100000 |
| | 00111111 = 64 • T CY |
| | ••••• |
| | 00000001 = 2 • TCY |
| | 00000000 = TCY |

| R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|------------|--------------------|----------------------------------------|------------------|-------------------------|-------------------------|-----------------------------|-------------------------|
| CHONE | | | | CH0SB3 ^(1,2) | CH0SB2 ^(1,2) | CH0SB1 ^(1,2) | CH0SB0 ^(1,2) |
| bit 15 | | | • | | | | bit 8 |
| | | | | | | | |
| R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| CH0NA | · — | — | | CH0SA3 ^(1,2) | CH0SA2 ^(1,2) | CH0SA1 ^(1,2) | CH0SA0 ^(1,2) |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Reada | able bit | W = Writable | bit | U = Unimplem | nented bit, read | l as '0' | |
| -n = Value | at POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | own |
| | | | | | | | |
| bit 15 | CH0NB: Cha | nnel 0 Negative | e Input Select f | or MUX B Multi | plexer Setting | bit | |
| | 1 = Channel (|) negative inpu | t is AN1 | | | | |
| | 0 = Channel (|) negative inpu | t is VR- | | | | |
| bit 14-12 | Unimplemen | ted: Read as ' | 0, | | | (1.2) | |
| bit 11-8 | CH0SB<3:0> | : Channel 0 Pc | sitive Input Se | lect for MUX B | Multiplexer Set | tting bits ^(1,2) | |
| | 1111 = Chan | nel 0 positive ir pol 0 positivo ir | nput is AN15 (t | band gap voltag | e reference) | | |
| | 1011 = Chan | nel 0 positive il nel 0 positive ir | iput is AN12 | | | | |
| | | · | | | | | |
| | 0001 = Chan | nel 0 positive ir | nput is AN1 | | | | |
| h:+ 7 | | nei u positive ir | iput is ANU | | alever Cetting | L:4 | |
| DIL 7 | | | t in AN1 | | plexer Setting | DIL | |
| | 0 = Channel (|) negative inpu | t is VR- | | | | |
| bit 6-4 | Unimplemen | ted: Read as ' | o' | | | | |
| bit 3-0 | CH0SA<3:0> | : Channel 0 Po | sitive Input Se | lect for MUX A | Multiplexer Set | tting bits ^(1,2) | |
| | 1111 = Chan | nel 0 positive ir | nput is AN15 (t | oand gap voltag | e reference) | • | |
| | 1100 = Chan | nel 0 positive ir | nput is AN12 | | | | |
| | 1011 = Chan | nel 0 positive ir | nput is AN11 | | | | |
| | 0001 = Chan | nel 0 positive ir | nout is AN1 | | | | |
| | 0000 = Chan | nel 0 positive ir | nput is AN0 | | | | |
| Note 1. | Combinations '1 | 101 ' and ' 1110 | ' are unimpler | mented: do not | | | |
| 2: | Analog Channels | . AN6. AN7 and | d AN8. are una | vailable on 28- | pin devices: do | not use. | |
| | | ,, . | | | | | |

REGISTER 21-4: AD1CHS: A/D INPUT SELECT REGISTER

22.0 COMPARATOR MODULE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Output Compare" (DS39706).

FIGURE 22-1: COMPARATOR I/O OPERATING MODES



27.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ64GA004 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ64GA004 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

| Ambient temperature under bias | 40°C to +135°C | |
|--------------------------------------------------------------------------------------------|----------------------|--|
| Storage temperature | 65°C to +150°C | |
| Voltage on VDD with respect to Vss | 0.3V to +4.0V | |
| Voltage on any combined analog and digital pin and MCLR, with respect to Vss | 0.3V to (VDD + 0.3V) | |
| Voltage on any digital only pin with respect to Vss | 0.3V to +6.0V | |
| Voltage on VDDCORE with respect to Vss | -0.3V to +3.0V | |
| Maximum current out of Vss pin | | |
| Maximum current into VDD pin (Note 1) | 250 mA | |
| Maximum output current sunk by any I/O pin | 25 mA | |
| Maximum output current sourced by any I/O pin | 25 mA | |
| Maximum current sunk by all ports | 200 mA | |
| Maximum current sourced by all ports (Note 1) | 200 mA | |
| Note 1: Maximum allowable current is a function of device maximum power dissipation | (see Table 27-1) | |

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

27.1 DC Characteristics





FIGURE 27-2: PIC24FJ64GA004 FAMILY VOLTAGE-FREQUENCY GRAPH (EXTENDED TEMPERATURE)



28.0 PACKAGING INFORMATION

28.1 Package Marking Information

28-Lead SPDIP (.300")



Example



28-Lead SSOP (5.30 mm)



Example



28-Lead SOIC (7.50 mm)



Example



| Legend: | XXX | Customer-specific information |
|---------|-----------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------|
| | Y | Year code (last digit of calendar year) |
| | ΥY | Year code (last 2 digits of calendar year) |
| | WW | Week code (week of January 1 is week '01') |
| | NNN | Alphanumeric traceability code |
| | | Pb-free JEDEC designator for Matte Tin (Sn) |
| | * | This package is Pb-free. The Pb-free JEDEC designator (e3) |
| | | can be found on the outer packaging for this package. |
| Note: | In the event the full Microchip part number cannot be marked on one line, it will | |
| | be carried over to the next line, thus limiting the number of available characters for customer-specific information. | |