

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	48KB (16K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj48ga004-e-ml

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.



	I	Pin Number								
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description				
AN0	2	27	19	I	ANA	A/D Analog Inputs.				
AN1	3	28	20	I	ANA					
AN2	4	1	21	I	ANA					
AN3	5	2	22	I	ANA					
AN4	6	3	23	I	ANA					
AN5	7	4	24	I	ANA					
AN6	—	_	25	I	ANA					
AN7	—	_	26	I	ANA					
AN8	—	_	27	I	ANA					
AN9	26	23	15	I	ANA					
AN10	25	22	14	I	ANA					
AN11	24	21	11	I	ANA					
AN12	23	20	10	I	ANA					
ASCL1	15	12	42	I/O	l ² C	Alternate I2C1 Synchronous Serial Clock Input/Output. ⁽¹⁾				
ASDA1	14	11	41	I/O	I ² C	Alternate I2C2 Synchronous Serial Clock Input/Output. (1)				
AVDD	—	_	17	Р		Positive Supply for Analog Modules.				
AVss	—	_	16	Р	_	Ground Reference for Analog Modules.				
C1IN-	6	3	23	I	ANA	Comparator 1 Negative Input.				
C1IN+	7	4	24	I	ANA	Comparator 1 Positive Input.				
C2IN-	4	1	21	I	ANA	Comparator 2 Negative Input.				
C2IN+	5	2	22	I	ANA	Comparator 2 Positive Input.				
CLKI	9	6	30	Ι	ANA	Main Clock Input Connection.				
CLKO	10	7	31	0	—	System Clock Output.				

Legend: TTL = TTL input buffer

ANA = Analog level input/output

ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

Note 1: Alternative multiplexing when the I2C1SEL Configuration bit is cleared.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with $PIC^{\textcircled{s}}$ devices and improve data space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address (EA) calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word which contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A Sign-Extend (SE) instruction is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the data space is addressable indirectly. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

4.2.4 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A diagram of the SFR space, showing where SFRs are actually implemented, is shown in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is shown in Tables 4-3 through 4-24.

SFR Space Address													
	xx00	xx20	xx40	xx60	xx80	xxA0	xxC0	xxE0					
000h		Core		ICN Int				—					
100h	Tin	ners	Capture	—	Compare	—	—	—					
200h	l ² C™	I ² C™ UART		SPI		—	١/	0					
300h	A	/D	_	—	_	—	—	—					
400h	—	—	_	—	_	—	—	—					
500h	—	_	_	—	_	—	—	—					
600h	PMP	RTC/Comp	CRC	—	PPS								
700h	—	—	System	NVM/PMD	_	—	—	—					

TABLE 4-2:IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block

	S
	201
	0-201:
	ω
	Microchip
	Technolc
ç	Š
	nc.

0

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100		Timer1 Register													0000		
PR1	0102		Timer1 Period Register												FFFF			
T1CON	0104	TON	_	TSIDL			_	_	_		TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS		0000
TMR2	0106								Timer2	Register								0000
TMR3HLD	0108		Timer3 Holding Register (for 32-bit timer operations only)												0000			
TMR3	010A		Timer3 Register												0000			
PR2	010C		Timer2 Period Register										FFFF					
PR3	010E								Timer3 Per	iod Registe	r							FFFF
T2CON	0110	TON	—	TSIDL			—		—	_	TGATE	TCKPS1	TCKPS0	T32	—	TCS		0000
T3CON	0112	TON	—	TSIDL			—		—	_	TGATE	TCKPS1	TCKPS0	—	—	TCS		0000
TMR4	0114								Timer4	Register								0000
TMR5HLD	0116						Tin	ner5 Holdir	g Register	(for 32-bit o	perations o	nly)						0000
TMR5	0118								Timer5	Register								0000
PR4	011A								Timer4 Per	iod Registe	r							FFFF
PR5	011C								Timer5 Per	iod Registe	r							FFFF
T4CON	011E	TON	_	TSIDL	_	_	—	_	_		TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_		TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-7: INPUT CAPTURE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140	Input Capture 1 Register												FFFF				
IC1CON	0142	—	—	ICSIDL	—	—		—		ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2BUF	0144	Input Capture 2 Register											FFFF					
IC2CON	0146	—	—	ICSIDL	—	—		—		ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3BUF	0148							li	nput Captur	e 3 Registe	r							FFFF
IC3CON	014A	—	—	ICSIDL	—	—		—		ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4BUF	014C							li	nput Captur	e 4 Registe	r							FFFF
IC4CON	014E	—	—	ICSIDL	—	—		—		ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC5BUF	0150							li	nput Captur	e 5 Registe	r							FFFF
IC5CON	0152	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Interrupts" (DS39707).

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

PIC24FJ64GA004 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset which forces the PC to zero. The micro-controller then begins program execution at location, 000000h. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- bit 2 OC1IE: Output Compare Channel 1 Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 0 INTOIE: External Interrupt 0 Enable bit⁽¹⁾
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- **Note 1:** If INTxIE = 1, this external interrupt input must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 7-31:	INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

R-0	11-0	R/\\/_0	11-0	R-0	R-0	R-0	R-0					
			<u> </u>									
bit 15		VIIOLD		ILIKU	ILINZ		hit 8					
bit 15							bit o					
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0					
bit 7	1	1		1	1		bit 0					
							,					
Legend:												
R = Readable	bit	W = Writable I	bit	U = Unimplem	nented bit, read	1 as '0'						
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown					
bit 15	CPUIRQ: Inte	rrupt Request f	from Interrupt (Controller CPU	bit							
	1 = An interru	upt request has	occurred but	has not yet bee	en Acknowledg	ed by the CPU	; this happens					
	when the 0 = No interr	CPU priority is	higher than th	e interrupt prio	rity							
bit 14	Unimplemented: Dead as '0'											
bit 13		or Number Car	, oture Configura	ation bit								
bit 10	1 = VECNUM	1x bits contain t	he value of the	highest priorit	v pendina inter	rupt						
	0 = VECNUM occurred	Ix bits contain t with higher price	he value of the prity than the C	last Acknowled PU, even if oth	dged interrupt (her interrupts a	i.e., the last interest interest interest interest interest in the last interest interest in the last interest intere	errupt that has					
bit 12	Unimplement	ted: Read as 'o)'									
bit 11-8	ILR<3:0>: Ne	w CPU Interrup	ot Priority Leve	l bits								
	1111 = CPU I	Interrupt Priority	y Level is 15									
	•											
	•											
	0001 = CPU 0000 = CPU	Interrupt Priority	y Level is 1 y Level is 0									
bit 7	Unimplement	ted: Read as 'o)'									
bit 6-0	VECNUM<6:0	D>: Pending Int	errupt Vector I	D bits (pending	vector numbe	r is VECNUM +	- 8)					
	0111111 = In	terrupt vector p	ending is Nur	135 nber 1								
	•											
	•											
	0000001 = In	terrupt vector p	ending is Num	nber 9								
	0000000 = In	terrupt vector p	ending is Num	nber 8								

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—		_	_		—	—	
bit 15			•				bit 8	
L								
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		TUN5 ⁽¹⁾	TUN4 ⁽¹⁾	TUN3 ⁽¹⁾	TUN2 ⁽¹⁾	TUN1 ⁽¹⁾	TUN0 ⁽¹⁾	
bit 7			l.				bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-6	Unimplemen	ted: Read as 'o)'					
bit 5-0	TUN<5:0>: F	RC Oscillator T	uning bits ⁽¹⁾					
	011111 = Ma 011110 =	iximum frequen	cy deviation					
	•							
	•							
	•							
	000001 =							
	000000 = Ce	nter frequency,	oscillator is ru	inning at factory	y calibrated free	quency		
	•							
	•							
	•							
	100001 =							
	100000 = Mi i	nimum frequen	cy deviation					

REGISTER 8-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

Note 1: Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic.

8.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.



8.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in Flash Configuration Word 2 must be programmed to '0'. (Refer to **Section 24.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

REGISTER 10-25: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP21R4 ⁽¹⁾	RP21R3 ⁽¹⁾	RP21R2 ⁽¹⁾	RP21R1 ⁽¹⁾	RP21R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP20R4 ⁽¹⁾	RP20R3 ⁽¹⁾	RP20R2 ⁽¹⁾	RP20R1 ⁽¹⁾	RP20R0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP21R<4:0>: Peripheral Output Function is Assigned to RP21 Output Pin bits ⁽¹⁾
	(see Table 10-3 for peripheral function numbers)

bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP23R4 ⁽¹⁾	RP23R3 ⁽¹⁾	RP23R2 ⁽¹⁾	RP23R1 ⁽¹⁾	RP23R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP22R4 ⁽¹⁾	RP22R3 ⁽¹⁾	RP22R2 ⁽¹⁾	RP22R1 ⁽¹⁾	RP22R0 ⁽¹⁾
bit 7							bit 0

REGISTER 10-26: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP23R<4:0>:** Peripheral Output Function is Assigned to RP23 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP22R<4:0>:** Peripheral Output Function is Assigned to RP22 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

Note 1: These bits are only available on the 44-pin devices; otherwise, they read as '0'.

Note 1: These bits are only available on the 44-pin devices; otherwise, they read as '0'.



FIGURE 12-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM

3: The A/D Event Trigger is available only on Timer2/3.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	_	DISSCK ⁽¹⁾	DISSDO ⁽²⁾	MODE16	SMP	CKE ⁽³⁾
bit 15				•		•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽⁴	⁴⁾ CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0
bit 7							bit 0
Legend							
R = Read	able bit	W = Writable	bit	U = Unimplem	nented hit read	l as '0'	
-n = Value	e at POR	'1' = Bit is set	bit	0' = Bit is clea	ared	x = Bit is unkr	างพท
iii value		1 Bit lo cot					
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	DISSCK: Disa	ables SCKx Pir	n bit (SPI Maste	er modes only)	[1]		
	1 = Internal S	SPI clock is dis	abled; pin func	tions as I/O			
L:1 44	0 = Internal S	SPI clock is ena	abled				
DICT		ables SDOX Pl	n Dit(-) / the module: r	in functions as			
	0 = SDOx pir	n is controlled b	by the module				
bit 10	MODE16: Wo	ord/Byte Comm	unication Sele	ct bit			
	1 = Commun	ication is word	-wide (16 bits)				
1.1.0		ication is byte-	wide (8 bits)				
DIT 9	SNIP: SPIX D	ata input Samp	Die Phase bit				
	1 = Input dat	<u>.</u> a is sampled a	t end of data ou	utput time			
	0 = Input dat	a is sampled a	t middle of data	a output time			
	<u>Slave mode:</u> SMP must be	cleared when	SPIx is used ir	Slave mode.			
bit 8	CKE: SPIx C	lock Edge Sele	ct bit ⁽³⁾				
	1 = Serial ou	tput data chang	ges on transitio	n from active c	lock state to Id	le clock state (see bit 6)
	0 = Serial ou	tput data chang	ges on transitio	n from Idle cloo	ck state to activ	e clock state (see bit 6)
bit /	35EN: Slave	Select Enable	bit (Slave mod	e)(*/			
	$0 = \frac{33x}{SSx}$ pin i	s not used by t	he module; pin	is controlled by	y port function		
bit 6	CKP: Clock F	Polarity Select b	bit				
	1 = Idle state	for the clock is	s a high level; a	active state is a	low level		
hit E		tor the clock is	s a low level; a	ctive state is a i	nign level		
DIUD	1 = Master m	nde					
	0 = Slave mo	ode					
Note 1:	If DISSCK = 0, S Select (PPS)" for	CKx must be c r more informa	onfigured to an tion.	available RPn	pin. See Secti	on 10.4 "Perip	oheral Pin
2:	If DISSDO = 0, S Select (PPS)" for	DOx must be o r more informa	onfigured to ar tion.	n available RPn	pin. See Sect	ion 10.4 "Peri	pheral Pin
3:	The CKE bit is no SPI modes (FRM	ot used in the F EN = 1).	ramed SPI mo	des. The user s	hould program	this bit to '0' fo	or the Framed
4:	If SSEN = 1, SSx (PPS)" for more i	must be confignformation.	gured to an ava	iilable RPn pin.	See Section 1	10.4 "Peripher	al Pin Select

16.3 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 16-1.

EQUATION 16-1: COMPUTING BAUD RATE RELOAD VALUE⁽¹⁾



TABLE 16-1: I²C[™] CLOCK RATES⁽¹⁾

16.4 Slave Address Masking

The I2CxMSK register (Register 16-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses, '00000000' and '00100000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

Note: As a result of changes in the I²C[™] protocol, the addresses in Table 16-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Required	_	I2CxBF	RG Value	Actual	
System FscL	FCY	(Decimal) (Hexadecim		FscL	
100 kHz	16 MHz	157	9D	100 kHz	
100 kHz	8 MHz	78	4E	100 kHz	
100 kHz	4 MHz	39	27	99 kHz	
400 kHz	16 MHz	37	25	404 kHz	
400 kHz	8 MHz	18	12	404 kHz	
400 kHz	4 MHz	9	9	385 kHz	
400 kHz	2 MHz	4	4	385 kHz	
1 MHz	16 MHz	13	D	1.026 MHz	
1 MHz	8 MHz	6	6	1.026 MHz	
1 MHz	4 MHz	3	3	0.909 MHz	

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

TABLE 16-2: $I^2 C^{TM} RESERVED ADDRESSES^{(1)}$

Slave Address	R/W Bit	Description
0000 000	0	General Call Address ⁽²⁾
0000 000	1	Start Byte
0000 001	x	Cbus Address
0000 010	x	Reserved
0000 011	x	Reserved
0000 1xx	x	HS Mode Master Code
1111 1xx	x	Reserved
1111 0xx	x	10-Bit Slave Upper Byte ⁽³⁾

Note 1: The address bits listed here will never cause an address match, independent of the address mask settings.

2: The address will be Acknowledged only if GCEN = 1.

3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends a NACK during Acknowledge 0 = Sends an ACK during Acknowledge
bit 4	 ACKEN: Acknowledge Sequence Enable bit (when operating as I²C master, applicable during master receive) 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits the ACKDT data bit. Hardware is clear at the end of master Acknowledge sequence. 0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master) 1 = Enables Receive mode for I ² C. Hardware is clear at the end of eighth bit of master receive data byte. 0 = Receive sequence is not in progress
bit 2	 PEN: Stop Condition Enable bit (when operating as I²C master) 1 = Initiates Stop condition on SDAx and SCLx pins. Hardware is clear at the end of master Stop sequence. 0 = Stop condition is not in progress
bit 1	 RSEN: Repeated Start Condition Enable bit (when operating as I²C master) 1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware is clear at the end of master Repeated Start sequence. 0 = Repeated Start condition is not in progress
bit 0	 SEN: Start Condition Enable bit (when operating as I²C master) 1 = Initiates Start condition on SDAx and SCLx pins. Hardware is clear at the end of master Start sequence. 0 = Start condition is not in progress

Note 1: In Slave mode, the module will not automatically clock stretch after receiving the address byte.

REGISTER 17-2:	UxSTA: UARTx STATUS AND CONTROL REGISTER
----------------	--

REGIOTER					LOIOTEN				
R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1		
UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT		
bit 15		· · ·				•	bit 8		
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0		
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA		
bit 7							bit 0		
Legend:		C = Clearable	bit	HC = Hardwa	re Clearable bi	t			
R = Readable	e bit	W = Writable b	it	U = Unimplen	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15,13	UTXISEL<1:0 11 = Reserve 10 = Interrupt transmit 01 = Interrupt operatio 00 = Interrupt	D>: UARTx Tran rd; do not use when a charact buffer becomes when the last ns are complete when a charact	smission Inte ter is transfer empty character is d er is transferr	rrupt Mode Selo red to the Trans s shifted out o ed to the Transr	ection bits smit Shift Regis f the Transmit nit Shift Registe	ter (TSR) and a Shift Register (this implies t	as a result, the r; all transmit here is at least		
	one character open in the transmit buffer)								
bit 14	UTXINV: IrDA [®] Encoder Transmit Polarity Inversion bit								
	If IREN = 0: 1 = UxTX Idle 0 = UxTX Idle If IREN = 1: 1 = UxTX Idle 0 = UxTX Idle	e state is '0' e state is '1' e state is '1'							
hit 12		ted: Read as '0	,						
bit 11		RTx Transmit B	reak hit						
Sit II	1 = Sends Sy cleared b 0 = Sync Bre	vnc Break on ne: by hardware upo ak transmission	xt transmission n completion is disabled o	on – Start bit, fol r completed	lowed by twelve	e '0' bits, follow	ed by Stop bit;		
bit 10	UTXEN: UAR	Tx Transmit Ena	able bit ⁽¹⁾						
	1 = Transmit 0 = Transmit by the PC	is enabled, UxT is disabled, any)RT register	X pin is contr pending trans	olled by UART mission is abor	د ted and buffer is	s reset; UxTX p	in is controlled		
bit 9	UTXBF: UAR	Tx Transmit Buf	fer Full Status	s bit (read-only)					
	1 = Transmit 0 = Transmit	buffer is full buffer is not full	, at least one	more character	can be written				
bit 8	TRMT: Transr	nit Shift Registe	r Empty bit (r	ead-only)					
	1 = Transmit 0 = Transmit	Shift Register is Shift Register is	empty and tra not empty, a	ansmit buffer is transmission is	empty (the last in progress or	transmission h queued	as completed)		
bit 7-6	URXISEL<1:0	0>: UARTx Reco	eive Interrupt	Mode Selection	n bits				
	11 = Interrup 10 = Interrup 0x = Interrup receive	ot is set on RSR ot is set on RSR ot is set when an buffer has one	transfer, mak transfer, mak y character is or more chara	king the receive king the receive received and tra acters	buffer full (i.e., buffer 3/4 full (ansferred from	has 4 data cha i.e., has 3 data the RSR to the	aracters) characters) receive buffer;		

Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 18-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	CS1	—	—	—	ADDR10 ⁽¹⁾	ADDR9 ⁽¹⁾	ADDR8 ⁽¹⁾
bit 15							bit 8

| R/W-0 |
|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| ADDR7 ⁽¹⁾ | ADDR6 ⁽¹⁾ | ADDR5 ⁽¹⁾ | ADDR4 ⁽¹⁾ | ADDR3 ⁽¹⁾ | ADDR2 ⁽¹⁾ | ADDR1 ⁽¹⁾ | ADDR0 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

- bit 14 CS1: Chip Select 1 bit
 - 1 = Chip Select 1 is active
 - 0 = Chip Select 1 is inactive
- bit 13-11 Unimplemented: Read as '0'
- bit 10-0 ADDR<10:0>: Parallel Port Destination Address bits⁽¹⁾
- **Note 1:** PMA<10:2> bits are not available on 28-pin devices.

REGISTER 18-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	—	—	PTEN10 ⁽¹⁾	PTEN9 ⁽¹⁾	PTEN8 ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN7 ⁽¹⁾	PTEN6 ⁽¹⁾	PTEN5 ⁽¹⁾	PTEN4 ⁽¹⁾	PTEN3 ⁽¹⁾	PTEN2 ⁽¹⁾	PTEN1	PTEN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	PTEN14: PMCS1 Strobe Enable bit
	1 = PMCS1 pin functions as chip select0 = PMCS1 pin functions as port I/O
bit 13-11	Unimplemented: Read as '0'
bit 10-2	PTEN<10:2>: PMP Address Port Enable bits ⁽¹⁾
	1 = PMA<10:2> function as PMP address lines0 = PMA<10:2> function as port I/O
bit 1-0	PTEN<1:0>: PMALH/PMALL Strobe Enable bits
	 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL 0 = PMA1 and PMA0 pads functions as port I/O

Note 1: PMA<10:2> bits are not available on 28-pin devices.

REGISTER 19-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTEI	REGISTER 19-9:
---	----------------

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x			
	—	—	_		WDAY2	WDAY1	WDAY0			
bit 15	·				•		bit 8			
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
_	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0			
bit 7	·				•	•	bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			iown			
bit 15-11	Unimplemen	ted: Read as 'd)'							
bit 10-8	WDAY<2:0>:	Binary Coded	Decimal Value	of Weekday Di	git bits					
	Contains a value from 0 to 6.									
bit 7-6	Unimplemented: Read as '0'									
bit 5-4	HRTEN<1:0>	Binary Coded	Decimal Value	e of Hour's Ten	s Digit bits					
	Contains a va	Contains a value from 0 to 2.								

bit 3-0 **HRONE<3:0>:** Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.

REGISTER 19-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'					
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits					
	Contains a value from 0 to 5.					
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits					
	Contains a value from 0 to 9.					
bit 7	Unimplemented: Read as '0'					
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits					
	Contains a value from 0 to 5.					
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits					
	Contains a value from 0 to 9.					

© 2010-2013 Microchip Technology Inc.

Note 1: A write to this register is only allowed when RTCWREN = 1.

24.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<6>) to '0'.

24.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN Configuration bit. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.



26.0 INSTRUCTION SET SUMMARY

Note: This chapter is a brief summary of the PIC24F Instruction Set Architecture (ISA) and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 26-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 26-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter (PC) is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

TABLE 27-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Parameter No.	Typical ⁽¹⁾	Мах	Units		Conditions	
Idle Current (I	IDLE): Core O	ff, Clock On	Base Current,	PMD Bits are Set ⁽²⁾		
DC40	150	200	μA	-40°C	2.0V ⁽³⁾	1 MIPS
DC40a	150	200	μA	+25°C		
DC40b	150	200	μA	+85°C		
DC40c	165	220	μA	+125°C		
DC40d	250	325	μA	-40°C		
DC40e	250	325	μA	+25°C	2 21/(4)	
DC40f	250	325	μA	+85°C	3.30(4)	
DC40g	275	360	μA	+125°C		
DC43	0.55	0.72	mA	-40°C		- 4 MIPS
DC43a	0.55	0.72	mA	+25°C	2.0V ⁽³⁾	
DC43b	0.55	0.72	mA	+85°C		
DC43c	0.60	0.8	mA	+125°C		
DC43d	0.82	1.1	mA	-40°C	3.3√ ⁽⁴⁾	
DC43e	0.82	1.1	mA	+25°C		
DC43f	0.82	1.1	mA	+85°C		
DC43g	0.91	1.2	mA	+125°C		
DC47	3	4	mA	-40°C		- 16 MIPS
DC47a	3	4	mA	+25°C	2 5\/(3)	
DC47b	3	4	mA	+85°C	2.50	
DC47c	3.3	4.4	mA	+125°C		
DC47d	3.5	4.6	mA	-40°C		
DC47e	3.5	4.6	mA	+25°C	3.3∨ ⁽⁴⁾	
DC47f	3.5	4.6	mA	+85°C		
DC47g	3.9	5.1	mA	+125°C		
DC50	0.85	1.1	mA	-40°C	2 0\/(3)	
DC50a	0.85	1.1	mA	+25°C		
DC50b	0.85	1.1	mA	+85°C	2.00	
DC50c	0.94	1.2	mA	+125°C		
DC50d	1.2	1.6	mA	-40°C		
DC50e	1.2	1.6	mA	+25°C	3 31/(4)	
DC50f	1.2	1.6	mA	+85°C	3.3007	
DC50g	1.3	1.8	mA	+125°C		

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The test conditions for all IIDLE measurements are as follows: OSCI driven with external square wave from rail-to-rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator is disabled (DISVREG tied to VDD).

4: On-chip voltage regulator is enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.