

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	48KB (16K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj48ga004-i-ml

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 3.2 CPU Control Registers

### REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	_		_		—	—	DC
bit 15							bit 8
R/W-0 <sup>(1</sup>	) R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 <sup>(2)</sup>	IPL1 <sup>(2)</sup>	IPL0 <sup>(2)</sup>	RA	N	OV	Z	С
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable I	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-9	Unimplemen	ted: Read as '0	)'				
bit 8	DC: ALU Half	f Carry/Borrow I	oit				
	1 = A carry-o	out from the 4th	low-order bit (f	or byte-sized da	ata) or 8th low-o	order bit (for wo	ord-sized data)
	0 = No carry	out from the 4t	h or 8th low-or	der bit of the re	sult has occurr	ed	
bit 7-5	IPL<2:0>: CF	PU Interrupt Pric	ority Level Stat	us bits <sup>(1,2)</sup>			
	111 = CPU Ir	nterrupt Priority	Level is 7 (15)	: user interrupt	s are disabled		
	110 = CPU lr	nterrupt Priority	Level is 6 (14)	,			
	101 <b>= CPU I</b> r	nterrupt Priority	Level is 5 (13)				
	100 = CPU lr	terrupt Priority	Level is 4 (12)				
	011 = CPU Ir 010 = CPU Ir	nterrupt Priority	Level is 2 (11)				
	001 = CPU Ir	nterrupt Priority	Level is 1 (9)				
	000 <b>= CPU I</b> r	nterrupt Priority	Level is 0 (8)				
bit 4	<b>RA:</b> REPEAT	Loop Active bit					
	1 = REPEAT   0 = REPEAT   0	oop in progress oop not in progi	ess				
bit 3	N: ALU Nega	tive bit					
	1 = Result wa	as negative					
	0 = Result wa	as non-negative	(zero or positi	ve)			
bit 2	OV: ALU Ove	erflow bit					
	1 = Overflow 0 = No overflo	occurred for sig	ned (2's comp d	lement) arithm	etic in this arith	metic operatio	ו
bit 1	Z: ALU Zero I	bit					
	1 = An operat 0 = The most	tion which effec recent operatio	ts the Z bit has on which effects	s set it at some s the Z bit has	time in the pas cleared it (i.e.,	t a non-zero resi	ult)
bit 0	C: ALU Carry	/Borrow bit			-		
	1 = A carry-o	ut from the Mos	t Significant bi	t of the result o	occurred		
	0 = No carry-	out from the Mo	st Significant b	oit of the result	occurred		
Note 1:	The IPL Status bi	ts are read-only	when NSTDI	S (INTCON1<1	5>) = 1.		
2:	The IPL Status bi	ts are concaten	ated with the I	PL3 bit (CORC	ON<3>) to form	n the CPU Inte	rrupt Priority

2: The IPL Status bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

REGISTER 3-2:	<b>CORCON: CPU</b>	CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
							_
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—	—	IPL3 <sup>(1)</sup>	PSV	—	—
bit 7				•	•	•	bit 0

Legend:	C = Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit <sup>(1)</sup>
	<ul> <li>1 = CPU Interrupt Priority Level is greater than 7</li> <li>0 = CPU Interrupt Priority Level is 7 or less</li> </ul>
bit 2	<b>PSV:</b> Program Space Visibility in Data Space Enable bit
	<ul><li>1 = Program space is visible in data space</li><li>0 = Program space is not visible in data space</li></ul>
bit 1-0	Unimplemented: Read as '0'

**Note 1:** User interrupts are disabled when IPL3 = 1.

## 3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide, and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

#### 3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

## 5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused addresses should be programmed with FFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

**Note:** Writing to a location multiple times without erasing it is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

### 5.3 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the Program Executive (PE), to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

### 5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.5 "Programming Operations"** for further details.

## 5.5 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

Configuration Word values are stored in the last two locations of program memory. Performing a page erase operation on the last page of program memory clears these values and enables code protection. As a result, avoid performing page erase operations on the last page of program memory.

## **REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup> (CONTINUED)**

- bit 2 IDLE: Wake-up from Idle Flag bit 1 = Device has been in Idle mode
  - 0 = Device has not been in Idle mode
- bit 1 BOR: Brown-out Reset Flag bit
  - 1 = A Brown-out Reset has occurred (note that BOR is also set after a Power-on Reset)
  - 0 = A Brown-out Reset has not occurred
- bit 0 **POR:** Power-on Reset Flag bit
  - 1 = A Power-on Reset has occurred
  - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
  - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

#### TABLE 6-1: RESET FLAG BIT OPERATION

**Note:** All Reset flag bits may be set or cleared by the user software.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE
bit 15							bit 8
r							
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE		T1IE	OC1IE	IC1IE	INT0IE <sup>(1)</sup>
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit		iented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		0' = Bit is clear	ared	x = Bit is unkr	iown
6:4 4 F 4 4		ted: Deed ee '	<b>、</b>				
DIL 15-14		ted: Read as (	) anlata latarawa	- Frankla kit			
DIL 13	1 = Interrupt r			Enable bit			
	0 = Interrupt r	equest is not e	nabled				
bit 12	U1TXIE: UAR	RT1 Transmitter	Interrupt Enat	ole bit			
	1 = Interrupt r	equest is enab	led				
	0 = Interrupt r	equest is not e	nabled				
bit 11	U1RXIE: UAR	RT1 Receiver Ir	nterrupt Enable	bit			
	1 = Interrupt r	equest is enab	led				
bit 10		Transfor Com		Enable bit			
	1 = Interrupt n	request is enab	led				
	0 = Interrupt r	equest is not e	nabled				
bit 9	SPF1IE: SPI1	Fault Interrupt	t Enable bit				
	1 = Interrupt r	equest is enab	led				
	0 = Interrupt r	equest is not e	nabled				
bit 8	T3IE: Timer3	Interrupt Enabl	e bit				
	1 = Interrupt r	equest is enab	led nabled				
hit 7	T2IE: Timer2	Interrunt Enabl	o hit				
Dit 7	1 = Interrupt r	request is enab	led				
	0 = Interrupt r	equest is not e	nabled				
bit 6	OC2IE: Outpu	ut Compare Ch	annel 2 Interru	pt Enable bit			
	1 = Interrupt r	equest is enab	led				
	0 = Interrupt r	equest is not e	nabled				
bit 5	IC2IE: Input C	Capture Channe	el 2 Interrupt E	nable bit			
	1 = Interrupt n	equest is enab	led nabled				
hit 4	Unimplement	ted: Read as '(	ומסוכם ז'				
bit 3	T1IE: Timer1	Interrupt Fnabl	e bit				
	1 = Interrupt r	equest is enab	led				
	0 = Interrupt r	equest is not e	nabled				
Noto 1, If	$ \mathbf{N}\mathbf{T}\mathbf{y} \mathbf{E} = 1$ this	ovtornal intorr	unt input must	he configured t	o an availablo	PPn nin Soo S	Section 10.4

### REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

**Note 1:** If INTxIE = 1, this external interrupt input must be configured to an available RPn pin. See **Section 10.4 "Peripheral Pin Select (PPS)"** for more information.

U_0	R/\//_1	R/W/-0	R/\//_0	11-0	R/\//_1	R/\//_0	R/W/-0
	CNIP2	CNIP1	CNIPO		CMIP2	CMIP1	CMIP0
bit 15							bit 8
L							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	MI2C1P2	MI2C1P1	MI2C1P0	—	SI2C1P2	SI2C1P1	SI2C1P0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
h:+ 45		tad. Dead as W	<b>,</b> '				
DIL 15		ted: Read as	) otification Intor	rupt Drigrity bit	<b>.</b>		
DIL 14-12	111 = Interrur	t is Priority 7 (	highest priority	interrunt)	5		
	•		ingriest priority	interrupty			
	•						
	•	at in Driarity 1					
	001 = Interrup	ot source is dis	abled				
bit 11	Unimplement	ted: Read as '	)'				
bit 10-8	CMIP<2:0>: (	Comparator Inte	errupt Priority b	oits			
	111 = Interrup	ot is Priority 7 (	highest priority	interrupt)			
	•						
	•						
	001 = Interrug	ot is Priority 1					
	000 = Interrup	ot source is dis	abled				
bit 7	Unimplement	ted: Read as 'd	)'				
bit 6-4	MI2C1P<2:0>	: Master I2C1	Event Interrupt	t Priority bits			
	111 = Interrup	ot is Priority 7 (	highest priority	interrupt)			
	•						
	•						
	001 = Interrup 000 = Interrup	ot is Priority 1 ot source is dis	abled				
bit 3	Unimplement	ted: Read as 'd	)'				
bit 2-0	SI2C1P<2:0>	: Slave I2C1 E	vent Interrupt F	Priority bits			
	111 = Interrup	ot is Priority 7 (	highest priority	interrupt)			
	•						
	•						
	001 = Interrup	ot is Priority 1					
	000 = Interrup	ot source is dis	abled				

### REGISTER 7-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

#### REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—		_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_	—	INT1IP2	INT1IP1	INT1IP0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplem	nented bit, read	l as '0'	

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 15-3 Unimplemented: Read as '0'

INT1IP<2:0>: External Interrupt 1 Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)
- •

bit 2-0

.

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

### REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	INT2IP2	INT2IP1	INT2IP0	—	T5IP2	T5IP1	T5IP0
bit 7							bit 0
-							
Legend:							
R = Readable	bit	W = Writable	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	11	a du Danad ana (r	. 1				
DIT 15			) 				
DIL 14-12		t is Priority 7 (I	niniter interrup				
	•		lightest phoney	menupt)			
	•						
	•	tic Drievity (1					
	001 = Interrup 000 = Interrup	t source is dis	abled				
bit 11	Unimplement	ed: Read as '(	)'				
bit 10-8	U2RXIP<2:0>	: UART2 Rece	iver Interrupt I	Priority bits			
	111 = Interrup	t is Priority 7 (I	nighest priority	interrupt)			
	•						
	•						
	001 = Interrup	t is Priority 1					
	000 = Interrup	t source is dis	abled				
bit 7	Unimplement	ed: Read as 'd	)'				
bit 6-4	INT2IP<2:0>:	External Interr	upt 2 Priority b	oits			
	111 = Interrup	t is Priority 7 (l	nighest priority	interrupt)			
	•						
	•						
	001 = Interrup	t is Priority 1					
	000 = Interrup	t source is dis	abled				
bit 3	Unimplement	ed: Read as '0	)'				
bit 2-0	T5IP<2:0>: Tir	mer5 Interrupt	Priority bits				
	111 = Interrup	t is Priority 7 (I	nighest priority	interrupt)			
	•						
	•						
	001 = Interrup	t is Priority 1	-  -				
	000 = interrup	a source is disa	anieu				

## 9.2.2 IDLE MODE

Idle mode includes these features:

- · The CPU will stop executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- · Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

#### 9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

## 9.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:256, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

### 9.4 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as the PMD bit does. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

## 10.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices similar to the PIC24FJ64GA family. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient work arounds in application code or a complete redesign may be the only option.

The Peripheral Pin Select feature provides an alternative to these choices by enabling the user's peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. Peripheral Pin Select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

#### 10.4.1 AVAILABLE PINS

The Peripheral Pin Select feature is used with a range of up to 26 pins; the number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn", in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number. See Table 1-2 for pinout options in each package offering.

#### 10.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

The Peripheral Pin Select module is not applied to  $I^2C^{TM}$ , Change Notification inputs, RTCC alarm outputs or peripherals with analog inputs.

A key difference between pin select and non-pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

#### 10.4.2.1 Peripheral Pin Select Function Priority

Pin-selectable peripheral outputs (for example, OC and UART transmit) take priority over any general purpose digital functions permanently tied to that pin, such as PMP and port I/O. Specialized digital outputs, such as USB functionality, take priority over PPS outputs on the same pin. The pin diagrams at the beginning of this data sheet list peripheral outputs in order of priority. Refer to them for priority concerns on a particular pin.

Unlike devices with fixed peripherals, pin-selectable peripheral inputs never take ownership of a pin. The pin's output buffer is controlled by the pin's TRIS bit setting or by a fixed peripheral on the pin. If the pin is configured in Digital mode, then the PPS input will operate correctly, reading the input. If an analog function is enabled on the same pin, the pin-selectable input will be disabled.

#### 10.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of Special Function Registers: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

#### 10.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-14). Each register contains two sets of 5-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Selections supported by the device.

## TABLE 10-2: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)<sup>(1)</sup>

Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INTR1<4:0>
External Interrupt 2	INT2	RPINR1	INTR2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 3	IC3	RPINR8	IC3R<4:0>
Input Capture 4	IC4	RPINR8	IC4R<4:0>
Input Capture 5	IC5	RPINR9	IC5R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
Output Compare Fault B	OCFB	RPINR11	OCFBR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear-to-Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<4:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

#### REGISTER 10-15: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—		RP1R4	RP1R3	RP1R2	RP1R1	RP1R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0
bit 7	-						bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8	RP1R<4:0>: Peripheral Output Function is Assigned to RP1 Output Pin bits
	(see Table 10-3 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP0R<4:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 10-3 for peripheral function numbers)

### REGISTER 10-16: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 10-3 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 10-3 for peripheral function numbers)

P/M/_0	11-0		11_0	11-0	11-0	11-0	11-0
	<u> </u>			<u> </u>		<u> </u>	0-0
bit 15		TODE				<u> </u>	
bit 10							bit 0
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	_
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	pit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	TON: Timer1	On bit					
	1 = Starts 16-	-bit Timer1					
bit 14		ted: Read as 'r	,				
bit 13		1 Stop in Idle M	lode hit				
	1 = Discontinu	Jes module ope	eration when d	evice enters Idl	e mode		
	0 = Continues	module operation	tion in Idle mo	de			
bit 12-7	Unimplement	ted: Read as 'd	,				
bit 6	TGATE: Time	r1 Gated Time	Accumulation	Enable bit			
	When TCS =	<u>1:</u>					
		ored.					
	1 = Gated tim	<u>o.</u> ne accumulatior	n is enabled				
	0 = Gated tim	ne accumulation	n is disabled				
bit 5-4	TCKPS<1:0>	: Timer1 Input (	Clock Prescale	e Select bits			
	11 <b>= 1:256</b>						
	10 = 1:64						
	00 = 1:1						
bit 3	Unimplement	ted: Read as 'o	)				
bit 2	TSYNC: Time	r1 External Clo	ck Input Syncl	hronization Sele	ect bit		
	When TCS =	<u>1:</u>					
	1 = Synchron	nizes external o	lock input				
	0 = Does not		xternal clock if	nput			
	This bit is igno	ored.					
bit 1	TCS: Timer1 (	Clock Source S	elect bit				
	1 = External	clock from T1C	K pin (on the	rising edge)			
	0 = Internal of	clock (Fosc/2)					
bit 0	Unimplement	ted: Read as '0	,				

## 15.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Serial Peripheral Interface (SPI)"* (DS39699)

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with the SPI and SIOP Motorola<sup>®</sup> interfaces.

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

Note: Do not perform read-modify-write operations (such as bit-oriented instructions) on the SPIxBUF register in either Standard or Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.

The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- · SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode,  $\overline{SSx}$  is not used. In the 2-pin mode, both SDOx and  $\overline{SSx}$  are not used.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 15-1 and Figure 15-2.

Depending on the pin count, PIC24FJ64GA004 family devices offer one or two SPI modules on a single device.

Note: In this section, the SPI modules are referred to together as SPIx or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON1 or SPIxCON2 refers to the control register for the SPI1 or SPI2 module. To set up the SPIx module for the Standard Master mode of operation:

- 1. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFSx register.
  - b) Set the SPIxIE bit in the respective IECx register.
  - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with the MSTEN bit (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPIx operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPIx module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFSx register.
  - b) Set the SPIxIE bit in the respective IECx register.
  - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with the MSTEN bit (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit (SPIxCON1<9>).
- 5. If the CKE bit is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPIx operation by setting the SPIEN bit (SPIxSTAT<15>).

NOTES:

### REGISTER 18-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	CS1	—	—	—	ADDR10 <sup>(1)</sup>	ADDR9 <sup>(1)</sup>	ADDR8 <sup>(1)</sup>
bit 15							bit 8

| R/W-0                |
|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| ADDR7 <sup>(1)</sup> | ADDR6 <sup>(1)</sup> | ADDR5 <sup>(1)</sup> | ADDR4 <sup>(1)</sup> | ADDR3 <sup>(1)</sup> | ADDR2 <sup>(1)</sup> | ADDR1 <sup>(1)</sup> | ADDR0 <sup>(1)</sup> |
| bit 7                |                      |                      |                      |                      |                      |                      | bit 0                |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 14 CS1: Chip Select 1 bit
  - 1 = Chip Select 1 is active
  - 0 = Chip Select 1 is inactive
- bit 13-11 Unimplemented: Read as '0'
- bit 10-0 ADDR<10:0>: Parallel Port Destination Address bits<sup>(1)</sup>
- **Note 1:** PMA<10:2> bits are not available on 28-pin devices.

#### REGISTER 18-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	—	—	PTEN10 <sup>(1)</sup>	PTEN9 <sup>(1)</sup>	PTEN8 <sup>(1)</sup>
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN7 <sup>(1)</sup>	PTEN6 <sup>(1)</sup>	PTEN5 <sup>(1)</sup>	PTEN4 <sup>(1)</sup>	PTEN3 <sup>(1)</sup>	PTEN2 <sup>(1)</sup>	PTEN1	PTEN0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	Unimplemented: Read as '0'					
bit 14	PTEN14: PMCS1 Strobe Enable bit					
	<ul><li>1 = PMCS1 pin functions as chip select</li><li>0 = PMCS1 pin functions as port I/O</li></ul>					
bit 13-11	Unimplemented: Read as '0'					
bit 10-2	PTEN<10:2>: PMP Address Port Enable bits <sup>(1)</sup>					
	<ul><li>1 = PMA&lt;10:2&gt; function as PMP address lines</li><li>0 = PMA&lt;10:2&gt; function as port I/O</li></ul>					
bit 1-0	PTEN<1:0>: PMALH/PMALL Strobe Enable bits					
	<ul> <li>1 = PMA1 and PMA0 function as either PMA&lt;1:0&gt; or PMALH and PMALL</li> <li>0 = PMA1 and PMA0 pads functions as port I/O</li> </ul>					

**Note 1:** PMA<10:2> bits are not available on 28-pin devices.

### 19.2 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value, loaded into the lower half of RCFGCAL, is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.

#### EQUATION 19-1:

(Ideal Frequency<sup>†</sup> – Measured Frequency) \* 60 = Clocks per Minute

† Ideal frequency = 32,768 Hz

3. a) If the oscillator is faster then ideal (negative result form Step 2), the RCFGCAL register value needs to be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

b) If the oscillator is slower then ideal (positive result from Step 2), the RCFGCAL register value needs to be positive. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

 Divide the number of error clocks per minute by 4 to get the correct CAL<7:0> bits value and load the RCFGCAL register with the correct value.

(Each 1-bit increment in the CALx bits value adds or subtracts 4 pulses).

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off or immediately after the rising edge of the seconds pulse.

Note:	It is up to the user to include in the error
	value the initial error of the crystal, drift
	due to temperature and drift due to crystal
	aging.

#### 19.3 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>, Register 19-3)
- One-time alarm and repeat alarm options are available

#### 19.3.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 19-2, the interval selection of the alarm is configured through the AMASK<3:0> bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT<7:0> bits (ALCFGRPT<7:0>). When the value of the ARPTx bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPTx bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which, the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if CHIME (ALCFGRPT<14>) = 1. Instead of the alarm being disabled when the value of the ARPTX bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

#### 19.3.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note: Changing any of the registers, other then the RCFGCAL and ALCFGRPT registers and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC = 0. NOTES:





### TABLE 27-19: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	am Sym Characteristic		Min	Typ <sup>(1)</sup>	Мах	Units	Conditions
DO31	TIOR	Port Output Rise Time	_	10	25	ns	
DO32	TIOF	Port Output Fall Time	—	10	25	ns	
DI35	Tinp	INTx Pin High or Low Time (output)	20	_	—	ns	
DI40	Trbp	CNx High or Low Time (input)	2	—	—	Тсү	

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.