

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64ga004-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 4.2 Data Address Space

The PIC24F core has a separate, 16-bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The data space memory map is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility (PSV) area (see Section 4.3.3 "Reading Data From Program Memory Using Program Space Visibility"). PIC24FJ64GA004 family devices implement a total of 8 Kbytes of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.



# 5.0 FLASH PROGRAM MEMORY

Note:	This data sheet summarizes the features of					
	this group of PIC24F devices. It is not					
	intended to be a comprehensive reference					
	source. For more information, refer to the					
	"PIC24F Family Reference Manual",					
	"Program Memory" (DS39715).					

The PIC24FJ64GA004 family of devices contains internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable when operating with VDD over 2.25V.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- Run-Time Self-Programming (RTSP)
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ64GA004 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGCx and PGDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time and erase program memory in blocks of 512 instructions (1536 bytes) at a time.

# 5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





© 2010-2013 Microchip Technology Inc.

# 5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused addresses should be programmed with FFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

**Note:** Writing to a location multiple times without erasing it is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

### 5.3 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the Program Executive (PE), to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

### 5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.5 "Programming Operations"** for further details.

## 5.5 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

Configuration Word values are stored in the last two locations of program memory. Performing a page erase operation on the last page of program memory clears these values and enables code protection. As a result, avoid performing page erase operations on the last page of program memory.

### REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
_	_	_	_			—	LVDIF	
bit 15		•			•		bit 8	
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	
	—	—		CRCIF	U2ERIF	U1ERIF	—	
bit 7		· · · ·				-	bit 0	
Legend:								
R = Readab	le bit	W = Writable b	oit	U = Unimplem	nented bit, read	d as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown	
bit 15-9	Unimplemented: Read as '0'							
bit 8	LVDIF: Low-\	/oltage Detect Ir	nterrupt Flag S	Status bit				
	1 = Interrupt r	request has occ	urred					
	0 = Interrupt r	request has not	occurred					
bit 7-4	Unimplemen	ted: Read as '0	3					
bit 3	CRCIF: CRC Generator Interrupt Flag Status bit							
	1 = Interrupt request has occurred							
	0 = Interrupt request has not occurred							
bit 2	U2ERIF: UART2 Error Interrupt Flag Status bit							
	1 = Interrupt request has occurred							
	0 = Interrupt request has not occurred							
bit 1	U1ERIF: UART1 Error Interrupt Flag Status bit							
	1 = Interrupt r	equest has occ	urred					
	0 = interrupt r	equest has not	occurrea					
bit 0	Unimplemented: Read as '0'							

### REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—		_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_	—	INT1IP2	INT1IP1	INT1IP0
bit 7							bit 0
Legend:							
R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit, read as '0'			l as '0'				

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 15-3 Unimplemented: Read as '0'

INT1IP<2:0>: External Interrupt 1 Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)
- •

bit 2-0

.

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

## 9.2.2 IDLE MODE

Idle mode includes these features:

- · The CPU will stop executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- · Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

### 9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

## 9.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:256, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

### 9.4 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as the PMD bit does. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

# TABLE 10-2: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)<sup>(1)</sup>

Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INTR1<4:0>
External Interrupt 2	INT2	RPINR1	INTR2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 3	IC3	RPINR8	IC3R<4:0>
Input Capture 4	IC4	RPINR8	IC4R<4:0>
Input Capture 5	IC5	RPINR9	IC5R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
Output Compare Fault B	OCFB	RPINR11	OCFBR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear-to-Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<4:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

## 11.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, **"Timers"** (DS39704).

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock (RTC), or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation During CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the Timer1 Interrupt Enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
TON		TSIDL	—					
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	
—	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
L:1 4 C		O., h:t						
DIT 15		Un bit						
	0 =  Stops 16-	-bit Timer1						
bit 14	Unimplement	ted: Read as 'd	)'					
bit 13	TSIDL: Timer	1 Stop in Idle M	lode bit					
	1 = Discontinu	ues module ope	eration when d	evice enters Idl	le mode			
	0 = Continues module operation in Idle mode							
bit 12-7	Unimplement	ted: Read as 'o	)'					
bit 6	TGATE: Time	r1 Gated Time	Accumulation	Enable bit				
	When TCS =	<u>1:</u>						
		orea.						
	1 = Gated tim	<u>o.</u> ne accumulatio	n is enabled					
	0 = Gated time accumulation is disabled							
bit 5-4	5-4 TCKPS<1:0>: Timer1 Input Clock Prescale Select bits							
	11 = 1:256							
	10 = 1:64							
	01 = 1.8 00 = 1:1							
bit 3	Unimplement	ted: Read as 'd	)'					
bit 2	TSYNC: Timer1 External Clock Input Synchronization Select bit							
	When TCS = 1:							
	1 = Synchronizes external clock input							
	0 = Does not	t synchronize e	xternal clock II	nput				
	<u>vvnen TCS =</u> This bit is igno	<u>u:</u> pred.						
bit 1	TCS: Timer1 (	Clock Source S	Select bit					
	1 = External	clock from T10	CK pin (on the	rising edae)				
	0 = Internal of	clock (Fosc/2)	г (т.т.т.	5 5 - 7				
bit 0	Unimplement	ted: Read as 'o	)'					

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	—	I2CSIDL	SCLREL <sup>(1)</sup>	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
GCEN	STREN <sup>(1)</sup>	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0
Lenend							
Legena:	ala hit	HC = Hardwar	re Clearable bit		opted bit read	aa 'O'	
n = Value a		'1' = Bit is set	JIL	$(0)^{2} = \text{Bit is clear}$	ared	as u v = Bit is unkn	own
							own
bit 15	<b>12CEN:</b> 12Cx E	Enable bit					
	1 = Enables th	ne I2Cx module	and configures	s the SDAx and	SCLx pins as	serial port pins	
	0 = Disables t	he I2Cx module	e; all l <sup>2</sup> C™ pins	are controlled	by port functior	าร	
bit 14	Unimplement	ted: Read as '0	3				
bit 13	I2CSIDL: I2C	x Stop in Idle M	ode bit				
	1 = Discontinu 0 = Continues	ies module ope module operat	ration when de	evice enters an	Idle mode		
bit 12	SCLREL: SCI	Lx Release Cor	ntrol bit (when c	operating as I <sup>2</sup> C	Slave) <sup>(1)</sup>		
	1 = Releases	SCLx clock	× ×		,		
	0 = Holds SCI	Lx clock low (cl	ock stretch)				
	$\frac{\text{If STREN} = 1}{\text{Bit is } R/W}$	software may	write '0' to initi	ate stretch and	write '1' to rele	ase clock) Ha	rdware is clear
	at the beginnin	ng of slave tran	smission. Hard	ware is clear at	the end of slav	e reception.	
	If STREN = 0:	_					
	Bit is R/S (i.e. transmission.	, software may	only write '1' to	o release clock)	. Hardware is c	clear at the beg	inning of slave
bit 11	IPMIEN: Intell	igent Periphera	I Management	Interface (IPMI	) Enable bit		
	1 = IPMI Supp 0 = IPMI mode	oort mode is en e is disabled	abled; all addre	esses are Ackno	owledged		
bit 10	A10M: 10-Bit	Slave Addressi	ng bit				
	1 = I2CxADD is a 10-bit slave address 0 = I2CxADD is a 7-bit slave address						
bit 9	DISSLW: Disa	able Slew Rate	Control bit				
	<ul> <li>1 = Slew rate control is disabled</li> <li>0 = Slew rate control is enabled</li> </ul>						
bit 8	SMEN: SMBu	s Input Levels	bit				
	<ul> <li>1 = Enables I/O pin thresholds compliant with the SMBus specification</li> <li>0 = Disables the SMBus input thresholds</li> </ul>						
bit 7	GCEN: Gener	al Call Enable	bit (when opera	nting as I <sup>2</sup> C slav	/e)		
	<ul> <li>1 = Enables interrupt when a general call address is received in the I2CxRSR (module is enabled for reception)</li> </ul>						
	0 = General c	all address is c	lisabled		20 (1)		
bit 6	STREN: SCL	k Clock Stretch	Enable bit (whe	en operating as	I <sup>-</sup> C slave)(')		
	1 = Enables s	oftware or rece	SULKEL DIT.	hina			
	0 = Disables s	software or rece	eive clock stretc	hing			

### REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER

Note 1: In Slave mode, the module will not automatically clock stretch after receiving the address byte.

### REGISTER 18-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	CS1	—	—	—	ADDR10 <sup>(1)</sup>	ADDR9 <sup>(1)</sup>	ADDR8 <sup>(1)</sup>
bit 15							bit 8

| R/W-0                |
|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| ADDR7 <sup>(1)</sup> | ADDR6 <sup>(1)</sup> | ADDR5 <sup>(1)</sup> | ADDR4 <sup>(1)</sup> | ADDR3 <sup>(1)</sup> | ADDR2 <sup>(1)</sup> | ADDR1 <sup>(1)</sup> | ADDR0 <sup>(1)</sup> |
| bit 7                |                      |                      |                      |                      |                      |                      | bit 0                |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

- bit 14 CS1: Chip Select 1 bit
  - 1 = Chip Select 1 is active
  - 0 = Chip Select 1 is inactive
- bit 13-11 Unimplemented: Read as '0'
- bit 10-0 ADDR<10:0>: Parallel Port Destination Address bits<sup>(1)</sup>
- Note 1: PMA<10:2> bits are not available on 28-pin devices.

### REGISTER 18-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	PTEN14	—	—	—	PTEN10 <sup>(1)</sup>	PTEN9 <sup>(1)</sup>	PTEN8 <sup>(1)</sup>
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN7 <sup>(1)</sup>	PTEN6 <sup>(1)</sup>	PTEN5 <sup>(1)</sup>	PTEN4 <sup>(1)</sup>	PTEN3 <sup>(1)</sup>	PTEN2 <sup>(1)</sup>	PTEN1	PTEN0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14	PTEN14: PMCS1 Strobe Enable bit
	<ul><li>1 = PMCS1 pin functions as chip select</li><li>0 = PMCS1 pin functions as port I/O</li></ul>
bit 13-11	Unimplemented: Read as '0'
bit 10-2	PTEN<10:2>: PMP Address Port Enable bits <sup>(1)</sup>
	<ul><li>1 = PMA&lt;10:2&gt; function as PMP address lines</li><li>0 = PMA&lt;10:2&gt; function as port I/O</li></ul>
bit 1-0	PTEN<1:0>: PMALH/PMALL Strobe Enable bits
	<ul> <li>1 = PMA1 and PMA0 function as either PMA&lt;1:0&gt; or PMALH and PMALL</li> <li>0 = PMA1 and PMA0 pads functions as port I/O</li> </ul>

**Note 1:** PMA<10:2> bits are not available on 28-pin devices.

# 19.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note:	This data sheet summarizes the features of						
	this group of PIC24F devices. It is not						
	intended to be a comprehensive reference						
	source. For more information, refer to the						
	"PIC24F Family Reference Manual",						
	"Real-Time Clock and Calendar						
	(RTCC)" (DS39696).						

The Real-Time Clock and Calendar (RTCC) provides on-chip, hardware-based clock and calendar functionality with little or no CPU overhead. It is intended for applications where accurate time must be maintained for extended periods, with minimal CPU activity and with limited power resources, such as battery-powered applications. Key features include:

- Time data in hours, minutes and seconds, with a granularity of one-half second
- 24-hour format (military time) display option
- · Calendar data as date, month and year
- Automatic, hardware-based day of week and leap year calculations for dates from 2000 through 2099
- Time and calendar data in BCD format for compact firmware
- Highly configurable alarm function
- External output pin with selectable alarm signal or seconds "tick" signal output
- Time base input from Secondary Oscillator (SOSC) or the T1CK digital clock input (32.768 kHz)
- · User calibration feature with auto-adjust

A simplified block diagram of the module is shown in Figure 19-1.The SOSC and RTCC will both remain running while the device is held in Reset with MCLR, and will continue running after MCLR is released.



#### © 2010-2013 Microchip Technology Inc.



### FIGURE 21-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM

# EQUATION 21-1: A/D CONVERSION CLOCK PERIOD<sup>(1)</sup>

$$TAD = TCY \cdot (ADCS + 1)$$
  
 $ADCS = \frac{TAD}{TCY} - 1$ 

# FIGURE 21-2: 10-BIT A/D CONVERTER ANALOG INPUT MODEL



### REGISTER 24-1: CW1: FLASH CONFIGURATION WORD 1

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
_	—	—	—	—	—	—	—
bit 23							bit 16

r-x	R/PO-1	R/PO-1	R/PO-1	R/PO-1	r-1	R/PO-1	R/PO-1
r	JTAGEN	GCP	GWRP	DEBUG	r	ICS1	ICS0
bit 15							bit 8

R/PO-1	R/PO-1	r	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
FWDTEN	WINDIS	r	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	PO = Program Once bit	U = Unimplemented bit, read as '0'	
-n = Value when device is ur	programmed	'1' = Bit is set	'0' = Bit is cleared

bit 23-16	Unimplemented: Read as '1'
bit 15	Reserved: The value is unknown; program as '0'
bit 14	JTAGEN: JTAG Port Enable bit
	1 = JTAG port is enabled 0 = JTAG port is disabled
bit 13	GCP: General Segment Program Memory Code Protection bit
	<ul><li>1 = Code protection is disabled</li><li>0 = Code protection is enabled for the entire program memory space</li></ul>
bit 12	GWRP: General Segment Code Flash Write Protection bit
	1 = Writes to program memory are allowed
	0 = Writes to program memory are disabled
bit 11	<b>DEBUG:</b> Background Debugger Enable bit
	1 = Device resets into Operational mode 0 = Device resets into Debug mode
bit 10	<b>Reserved:</b> Always maintain as '1'
bit 9-8	ICS<1:0>: Emulator Pin Placement Select bits
	11 = Emulator EMUC1/EMUD1 pins are shared with PGC1/PGD1 10 = Emulator EMUC2/EMUD2 pins are shared with PGC2/PGD2 01 = Emulator EMUC3/EMUD3 pins are shared with PGC3/PGD3 00 = Reserved; do not use
bit 7	FWDTEN: Watchdog Timer Enable bit
	<ul><li>1 = Watchdog Timer is enabled</li><li>0 = Watchdog Timer is disabled</li></ul>
bit 6	WINDIS: Windowed Watchdog Timer Disable bit
	<ul><li>1 = Standard Watchdog Timer is enabled</li><li>0 = Windowed Watchdog Timer is enabled; FWDTEN must be '1'</li></ul>
bit 5	Reserved
bit 4	<b>FWPSA:</b> WDT Prescaler Ratio Select bit 1 = Prescaler ratio of 1:128 0 = Prescaler ratio of 1:32

### TABLE 27-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS		Standard Operating Conditions: Operating temperature			<b>5: 2.0V to</b> -40°C ≤ -40°C ≤	$\begin{array}{l} \textbf{2.0V to 3.6V (unless otherwise stated)} \\ \textbf{-40^{\circ}C} \leq TA \leq \textbf{+85^{\circ}C} \text{ for Industrial} \\ \textbf{-40^{\circ}C} \leq TA \leq \textbf{+125^{\circ}C} \text{ for Extended} \end{array}$	
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
Operat	ing Volta	ge					
DC10	Supply \	/oltage					
	Vdd		VBORMIN		3.6	V	Regulator enabled
	Vdd		VDDCORE		3.6	V	Regulator disabled
	VDDCORE		2.0		2.75	V	Regulator disabled
DC12	Vdr	RAM Data Retention Voltage <sup>(2)</sup>	1.5	—	_	V	
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	_	Vss	V	
DC17	Svdd	<b>VDD Rise Rate</b> to Ensure Internal Power-on Reset Signal	0.05	_	-	V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms
DC18	VBOR	Brown-out Reset Voltage	1.8	2.1	2.2	V	

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX	
Number of Leads	Ν		44		
Lead Pitch	е		0.80 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1		1.00 REF		
Foot Angle	φ	0°	3.5°	7°	
Overall Width	Е		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	с	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

NOTES:

	PADCFG1 (Pad Configuration Control)	173, 180
	PMADDR (Parallel Port Address)	171
	PMAEN (Parallel Port Enable)	171
-	PMCON (Parallel Port Control)	168
	PMMODE (Parallel Port Mode)	
1	PMSTAT (Parallel Port Status)	172
1	RUFGUAL (RIGU Calibration	
	and Configuration)	179
	DCON (Deast Control)	E A
1	RCON (Reset Control)	
	RPINR0 (Peripheral Pin Select Input 0)	111
	DDIND1 (Derinheral Din Salaat Input 1)	111
1		
	RPINR11 (Peripheral Pin Select Input 11)	114
1	RPINR18 (Perinheral Pin Select Input 18)	115
	RPINR19 (Peripheral Pin Select Input 19)	115
1	RPINR20 (Peripheral Pin Select Input 20)	116
	DDND24 (Derinherel Die Celeet Input 24)	440
	RPINR21 (Peripheral Pin Select Input 21)	
	RPINR22 (Peripheral Pin Select Input 22)	117
	DDIND22 (Derinherel Din Select Input 22)	447
	REINR23 (Feripheral Fill Select input 23)	
	RPINR3 (Peripheral Pin Select Input 3)	112
	RPINR4 (Perinheral Pin Select Input 4)	112
l	RPINR7 (Peripheral Pin Select Input 7)	113
1	RPINR8 (Peripheral Pin Select Input 8)	113
	DDINDO (Derichersel Big Oslast Ingert 0)	
	RPINR9 (Peripheral Pin Select Input 9)	
	RPOR0 (Peripheral Pin Select Output 0)	118
	PDOP1 (Peripheral Din Select Output 1)	110
	RPOR10 (Peripheral Pin Select Output 10)	123
	RPOR11 (Peripheral Pin Select Output 11)	123
	DDOD12 (Deripheral Din Select Output 12)	104
1	RFOR 12 (Felipheral Fill Select Output 12)	124
	RPOR2 (Peripheral Pin Select Output 2)	119
1	RPOR3 (Perinheral Pin Select Output 3)	119
	DDOD4 (Device and Div Oale at Output 0)	400
1	RPOR4 (Peripheral Piri Select Output 4)	
	RPOR5 (Peripheral Pin Select Output 5)	120
	RPOR6 (Perinheral Pin Select Output 6)	121
	RPOR7 (Peripheral Pin Select Output 7)	
	RPOR8 (Peripheral Pin Select Output 8)	122
	PDOP0 (Parinharal Din Salaat Output 0)	100
1		
	SPIxCON1 (SPIx Control 1)	146
	SPIxCON2 (SPIx Control 2)	147
-	SPIXSTAT (SPIX Status and Control)	
:	SR (ALU STATUS)	26, 63
	T1CON (Timer1 Control)	126
	IxCON (Timer2 and Timer4 Control)	
	TvCON (Timer3 and Timer5 Control)	131
		160
		102
	UxRXREG (UARTx Receive)	166
1	LIXSTA (LIARTX Status and Control)	164
		400
	UXIAREG (UARIX Iransmit)	
	WKDYHR (RTCC Weekday and Hours Value)	
	VEAD (DTCC Voor Volue)	100
_		
Rese	ts	
1	Brown-out Reset (BOR)	53
	Cleak Source Selection	
(	Configuration Mismatch Reset (CM)	
1	Delay Times	56
	Device Reset Times	
	Illegal Opcode Reset (IOPUWR)	
	Master Clear Pin Reset (MCL P)	52
	Power-on Reset (POR)	53
	RCON Flags Operation	
	SED States	E7
:	Software RESET Instruction (SWR)	53
	Trap Conflict Reset (TRAPR)	
	Ininitialized W/ Register Reset (LIM/R)	E0
	Watchdog Timer Reset (WDT)	53

Revision History	267
Alarm Configuration	186
Alarm Mask Settings	187
Calibration	186
Register Mapping	178
Write Lock	178

# S

Serial Peripheral Interface. See SPI.		
SFR Space	32	
Sleep Mode	103	
Software Simulator (MPLAB SIM)	221	
Software Stack	43	
Special Features	8	
SPI		
Enhanced Buffer Master Mode Setup	143	
Enhanced Buffer Slave Mode Setup	143	
Standard Master Mode Setup	141	
Standard Slave Mode Setup	141	
т		
Timer1		
Timer2/3 and Timer4/5		
Timing Diagrams		
CLKO and I/O 24		
External Clock		

# U

UART		
Baud Rate Generator (BRG) 160		
Break and Sync Transmit Sequence 161		
IrDA Support161		
Operation of UxCTS and UxRTS Control Pins 161		
Receiving in 8-Bit or 9-Bit Data Mode 161		
Transmitting in 8-Bit Data Mode 161		
Transmitting in 9-Bit Data Mode 161		
Universal Asynchronous Receiver Transmitter. See UART.		
Unused I/Os		

### ۷

VDDCORE/VCAP Pin	215
Voltage Regulator (On-Chip)	215
and BOR	215
and POR	216
Low-Voltage Detection (LVD)	215
Standby Mode	216
Tracking Mode	215
Voltage Regulator Pins	19

#### W

Watchdog Timer (WDT)	
Windowed Operation	
WWW Address	273
WWW, On-Line Support	6

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Trader Architecture — Flash Memory Fa Program Memory Product Group Pin Count — Tape and Reel Fl Temperature Ran Package — Pattern —	PIC 24 FJ 64 GA0 04 T - 1 / PT - XXX nark	<ul> <li>Examples:</li> <li>a) PIC24FJ32GA002-I/ML: General Purpose PIC24F, 32-Kbyte Program Memory, 28-Pin, Industrial Temp., QFN Package.</li> <li>b) PIC24FJ64GA004-E/PT: General Purpose PIC24F, 64-Kbyte Program Memory, 44-Pin, Extended Temp., TQFP Package.</li> </ul>
Architecture	24 = 16-bit modified Harvard without DSP	
Flash Memory Family	FJ = Flash program memory	
Product Group	GA0 = General purpose microcontrollers	
Pin Count	02 = 28-pin 04 = 44-pin	
Temperature Range	$E = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Extended)}$ I = -40^{\circ}C \text{ to } +85^{\circ}C \text{ (Industrial)}	
Package	SP       = SPDIP         SO       = SOIC         SS       = SSOP         ML       = QFN         PT       = TQFP	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample	