

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64ga004t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Number						
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description		
OSCI	9	6	30	I	ANA	Main Oscillator Input Connection.		
OSCO	10	7	31	0	ANA	Main Oscillator Output Connection.		
PGEC1	5	2	22	I/O	ST	In-Circuit Debugger/Emulator and ICSP™ Programming		
PGEC2	22	19	9	I/O	ST	Clock.		
PGEC3	14	12	42	I/O	ST			
PGED1	4	1	21	I/O	ST	In-Circuit Debugger/Emulator and ICSP Programming		
PGED2	21	18	8	I/O	ST	Data.		
PGED3	15	11	41	I/O	ST			
PMA0	10	7	3	I/O	ST/TTL	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).		
PMA1	12	9	2	I/O	ST/TTL	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).		
PMA2	—	_	27	0	_	Parallel Master Port Address (Demultiplexed Master		
PMA3	—	_	38	0	_	modes).		
PMA4	—	_	37	0				
PMA5	—	_	4	0	_			
PMA6	—	_	5	0	_			
PMA7	—	_	13	0	_			
PMA8	—	_	32	0	_			
PMA9	—	_	35	0	_			
PMA10	—		12	0	_			
PMA11	—	_	—	0	_			
PMA12	—	_	—	0	_			
PMA13	—	_	_	0	_			
PMBE	11	8	36	0	_	Parallel Master Port Byte Enable Strobe.		
PMCS1	26	23	15	0	_	Parallel Master Port Chip Select 1 Strobe/Address Bit 14.		
PMD0	23	20	10	I/O	ST/TTL	Parallel Master Port Data (Demultiplexed Master mode) or		
PMD1	22	19	9	I/O	ST/TTL	Address/Data (Multiplexed Master modes).		
PMD2	21	18	8	I/O	ST/TTL			
PMD3	18	15	1	I/O	ST/TTL			
PMD4	17	14	44	I/O	ST/TTL			
PMD5	16	13	43	I/O	ST/TTL			
PMD6	15	12	42	I/O	ST/TTL			
PMD7	14	11	41	I/O	ST/TTL			
PMRD	24	21	11	0		Parallel Master Port Read Strobe.		
PMWR	25	22	14	0	_	Parallel Master Port Write Strobe.		
Legend:	TTL = TTL inp ANA = Analog	out buffer level input/o	utput		ST = S I ² C™	Schmitt Trigger input buffer = I ² C/SMBus input buffer		

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Note 1: Alternative multiplexing when the I2C1SEL Configuration bit is cleared.

	Pin Number		Pin Number		Pin Number		in Number			
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	Vo	Input Buffer	Description				
RP0	4	1	21	I/O	ST	Remappable Peripheral.				
RP1	5	2	22	I/O	ST					
RP2	6	3	23	I/O	ST					
RP3	7	4	24	I/O	ST					
RP4	11	8	33	I/O	ST					
RP5	14	11	41	I/O	ST					
RP6	15	12	42	I/O	ST					
RP7	16	13	43	I/O	ST					
RP8	17	14	44	I/O	ST					
RP9	18	15	1	I/O	ST					
RP10	21	18	8	I/O	ST					
RP11	22	19	9	I/O	ST					
RP12	23	20	10	I/O	ST					
RP13	24	21	11	I/O	ST					
RP14	25	22	14	I/O	ST					
RP15	26	23	15	I/O	ST					
RP16	—		25	I/O	ST					
RP17	—		26	I/O	ST					
RP18	—		27	I/O	ST					
RP19	—		36	I/O	ST					
RP20	—		37	I/O	ST					
RP21	—		38	I/O	ST					
RP22	—		2	I/O	ST					
RP23	—		3	I/O	ST					
RP24	—		4	I/O	ST					
RP25	—		5	I/O	ST					
RTCC	25	22	14	0	_	Real-Time Clock Alarm Output.				
SCL1	17	14	44	I/O	I ² C	I2C1 Synchronous Serial Clock Input/Output.				
SCL2	7	4	24	I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.				
SDA1	18	15	1	I/O	l ² C	I2C1 Data Input/Output.				
SDA2	6	3	23	I/O	l ² C	I2C2 Data Input/Output.				
SOSCI	11	8	33	Ι	ANA	Secondary Oscillator/Timer1 Clock Input.				
SOSCO	12	9	34	0	ANA	Secondary Oscillator/Timer1 Clock Output.				

TABLE 1-2:	PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (

Legend: TTL = TTL input buffer

ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

ANA = Analog level input/output $I^2 C^{TM} = I^2 C/SMBu$ **Note 1:** Alternative multiplexing when the I2C1SEL Configuration bit is cleared.

TABLE 3-1: CPU CORE REGISTERS

Register(s) Name	Description
W0 through W15	Working Register Array
PC	23-Bit Program Counter
SR	ALU STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
PSVPAG	Program Space Visibility Page Address Register
RCOUNT	Repeat Loop Counter Register
CORCON	CPU Control Register

FIGURE 3-2: PROGRAMMER'S MODEL



10.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices similar to the PIC24FJ64GA family. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient work arounds in application code or a complete redesign may be the only option.

The Peripheral Pin Select feature provides an alternative to these choices by enabling the user's peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. Peripheral Pin Select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

10.4.1 AVAILABLE PINS

The Peripheral Pin Select feature is used with a range of up to 26 pins; the number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn", in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number. See Table 1-2 for pinout options in each package offering.

10.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

The Peripheral Pin Select module is not applied to I^2C^{TM} , Change Notification inputs, RTCC alarm outputs or peripherals with analog inputs.

A key difference between pin select and non-pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

10.4.2.1 Peripheral Pin Select Function Priority

Pin-selectable peripheral outputs (for example, OC and UART transmit) take priority over any general purpose digital functions permanently tied to that pin, such as PMP and port I/O. Specialized digital outputs, such as USB functionality, take priority over PPS outputs on the same pin. The pin diagrams at the beginning of this data sheet list peripheral outputs in order of priority. Refer to them for priority concerns on a particular pin.

Unlike devices with fixed peripherals, pin-selectable peripheral inputs never take ownership of a pin. The pin's output buffer is controlled by the pin's TRIS bit setting or by a fixed peripheral on the pin. If the pin is configured in Digital mode, then the PPS input will operate correctly, reading the input. If an analog function is enabled on the same pin, the pin-selectable input will be disabled.

10.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of Special Function Registers: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

10.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-14). Each register contains two sets of 5-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Selections supported by the device.

10.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW2<4>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

10.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control Peripheral Pin Selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '11111' and all RPORx registers reset to '00000', all Peripheral Pin Select inputs are tied to RP31 and all Peripheral Pin Select outputs are disconnected.

Note:	In tying Peripheral Pin Select inputs to
	RP31, RP31 does not have to exist on a
	device for the registers to be reset to it.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in C or another high-level language, the unlock sequence should be performed by writing in-line assembly.

Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output. The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use.

Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that Peripheral Pin Select functions neither override analog inputs, nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as a digital I/O when used with a Peripheral Pin Select.

Example 10-2 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

EXAMPLE 10-2: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

// Unlock Registers __builtin_write_OSCCONL(OSCCON & 0xBF); // Configure Input Functions (Table 10-2)) // Assign UIRX To Pin RP0 RPINR18bits.UIRXR = 0; // Assign UICTS To Pin RP1 RPINR18bits.UICTSR = 1; // Configure Output Functions (Table 10-3) // Assign UITX To Pin RP2 RPOR1bits.RP2R = 3; // Assign UIRTS To Pin RP3 RPOR1bits.RP3R = 4; // Lock Registers __builtin_write_OSCCONL(OSCCON | 0x40);

Input and output register values can only be changed if IOLOCK (OSCCON<6>) = 0.

See Section 10.4.4.1 "Control Register

Lock" for a specific command sequence.

10.5 Peripheral Pin Select Registers

The PIC24FJ64GA004 family of devices implements a total of 27 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (14)
- Output Remappable Peripheral Registers (13)

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—		—	—		—
bit 7							bit 0
U-0 — bit 7	U-0 —	U-0	U-0 —	U-0 —	U-0	U-0	U-0 — t

Note:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	INT1R<4:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits
bit 7-0	Unimplemented: Read as '0'

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INT2R<4:0>: Assign External Interrupt 2 (INT2) to the Corresponding RPn Pin bits

13.1 Input Capture Registers

REGISTER 13-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	—	ICSIDL	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2 ⁽¹⁾	ICM1 ⁽¹⁾	ICM0 ⁽¹⁾
bit 7							bit 0

Legend:	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture x Stop in Idle Control bit
	 1 = Input capture module will halt in CPU Idle mode 0 = Input capture module will continue to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture x Timer Select bit
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits
	 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event
bit 4	ICOV: Input Capture x Overflow Status Flag bit (read-only)
	 1 = Input capture overflow occurred 0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture x Buffer Empty Status bit (read-only)
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture x Mode Select bits ⁽¹⁾
	 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable) 110 = Unused (module is disabled) 101 = Capture mode, every 16th rising edge 100 = Capture mode, every 4th rising edge 011 = Capture mode, every rising edge 010 = Capture mode, every falling edge 010 = Capture mode, every falling edge 001 = Capture mode, every edge (rising and falling) – ICI<1:0> bits do not control interrupt generation for this mode 000 = Input capture module is turned off
Note 1:	RPINRx (ICxRx) must be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)".

14.3 Pulse-Width Modulation Mode

Note:	This peripheral contains input and output		
	functions that may need to be configured		
	by the Peripheral Pin Select. See		
	Section 10.4 "Peripheral Pin Select		
	(PPS)" for more information.		

The following steps should be taken when configuring the output compare module for PWM operation:

- 1. Set the PWM period by writing to the selected Timery Period register (PRy).
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- 3. Write the OCxR register with the initial duty cycle.
- 4. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- Configure the output compare module for one of two PWM Operation modes by writing to the Output Compare Mode bits, OCM<2:0> (OCxCON<2:0>).
- 6. Set the TMRy prescale value and enable the time base by setting TON (TyCON<15>) = 1.
 - Note: The OCxR register should be initialized before the output compare module is first enabled. The OCxR register becomes a read-only Duty Cycle register when the module is operated in the PWM modes. The value held in OCxR will become the PWM duty cycle for the first PWM period. The contents of the Output Compare x Secondary register, OCxRS, will not be transferred into OCxR until a time base period match occurs.

14.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timery Period register. The PWM period can be calculated using Equation 14-1.

EQUATION 14-1: CALCULATING THE PWM PERIOD⁽¹⁾

PWM Period = $[(PRy) + 1] \bullet TCY \bullet (Timer Prescale Value)$ Where:

PWM Frequency = 1/[PWM Period]

Note 1: Based on TCY = 2 * TOSC; Doze mode and PLL are disabled.

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

14.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. In the PWM mode, OCxR is a read-only register.

Some important boundary parameters of the PWM duty cycle include:

- If the Output Compare x register, OCxR, is loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PRy (Timery Period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PRy, the OCx pin will be low for one time base count value and high for all other count values.

See Example 14-1 for PWM mode timing details. Table 14-1 and Table 14-2 show example PWM frequencies and resolutions for a device operating at 4 and 16 MIPS.

EQUATION 14-2: CALCULATION FOR MAXIMUM PWM RESOLUTION⁽¹⁾



R/W-0	U-0	R/W-0	U-0	U-0	R-0	R-0	R-0
SPIEN ⁽¹)	SPISIDL			SPIBEC2	SPIBEC1	SPIBEC0
bit 15							bit 8
R-0	R/C-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Reada	able bit	W = Writable b	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	nown
bit 15 SPIEN: SPIx Enable bit ⁽¹⁾ 1 = Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins 0 = Disables module							
bit 14	Unimplemen	ted: Read as '0	,				
bit 13	SPISIDL: SPI	lx Stop in Idle N	lode bit				
	1 = Discontinu 0 = Continues	ues module ope s module operat	eration when d	evice enters Id de	le mode		
bit 12-11	Unimplemen	ted: Read as '0	,				
bit 10-8	SPIBEC<2:0>	SPIx Buffer E	lement Count	bits (valid in E	nhanced Buffer	mode)	
	Master mode: Number of SF	<u>Master mode:</u> Number of SPI transfers pending.					
	<u>Slave mode:</u> Number of SF	PI transfers unre	ead.				
bit 7	SRMPT: SPIX	Shift Register	(SPIxSR) Emp	oty bit (valid in l	Enhanced Buffe	er mode)	
	1 = SPIx Shit 0 = SPIx Shit	ft register is em ft register is not	pty and ready empty	to send or rece	eive		
bit 6	SPIROV: SPI	x Receive Over	flow Flag bit				
	 1 = A new byte/word is completely received and discarded; the user software has not read the previous data in the SPIxBUF register 0 = No overflow has occurred 				id the previous		
bit 5	SRXMPT: SP	Ix Receive FIFO	D Empty bit (va	alid in Enhance	ed Buffer mode))	
	1 = Receive	FIFO is empty FIFO is not emp	oty				
bit 4-2	SISEL<2:0>:	SPIx Buffer Inte	errupt Mode bi	its (valid in Enh	anced Buffer m	node)	
	 111 = Interrupt when the SPIx transmit buffer is full (SPITBF bit is set) 110 = Interrupt when the last bit is shifted into SPIxSR; as a result, the TX FIFO is empty 101 = Interrupt when the last bit is shifted out of SPIxSR; now the transmit is complete 100 = Interrupt when one data is shifted into the SPIxSR; as a result, the TX FIFO has one open spo 			ty one open spot			
	011 = Interru 010 = Interru 001 = Interru 000 = Interru (SRXM	pt when the SP pt when the SP pt when data is pt when the Ia /IPT bit is set)	Ix receive buff Ix receive buff available in th st data in the	er is tull (SPIR er is 3/4 or mo e receive buffe e receive buffe	BF bit set) re full er (SRMPT bit is er is read; as a	s set) a result, the bi	uffer is empty
Note 1:	If SPIEN = 1, thes "Peripheral Pin \$	se functions mu Select (PPS) " f	st be assigned or more inform	d to available R nation.	RPn pins before	use. See Sect	ion 10.4

REGISTER 15-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	_	DISSCK ⁽¹⁾	DISSDO ⁽²⁾	MODE16	SMP	CKE ⁽³⁾
bit 15				•		•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽⁴	⁴⁾ CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0
bit 7							bit 0
Legend							
R = Read	able bit	W = Writable	bit	U = Unimplem	nented hit read	l as '0'	
-n = Value	e at POR	'1' = Bit is set	bit	0' = Bit is clea	ared	x = Bit is unkr	างพท
iii value		1 Bit lo cot					
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	DISSCK: Disa	ables SCKx Pir	n bit (SPI Maste	er modes only)	[1]		
	1 = Internal S	SPI clock is dis	abled; pin func	tions as I/O			
L:1 44	0 = Internal S	SPI clock is ena	abled				
DICT		ables SDOX Pl	n Dit(-) / the module: r	in functions as			
	0 = SDOx pir	n is controlled b	by the module				
bit 10	MODE16: Wo	ord/Byte Comm	unication Sele	ct bit			
	1 = Commun	ication is word	-wide (16 bits)				
1.1.0		ication is byte-	wide (8 bits)				
DIT 9	SNIP: SPIX D	ata input Samp	Die Phase bit				
	1 = Input dat	<u>.</u> a is sampled a	t end of data ou	utput time			
	0 = Input dat	a is sampled a	t middle of data	a output time			
	<u>Slave mode:</u> SMP must be	cleared when	SPIx is used ir	Slave mode.			
bit 8	CKE: SPIx C	lock Edge Sele	ct bit ⁽³⁾				
	1 = Serial ou	tput data chang	ges on transitio	n from active c	lock state to Id	le clock state (see bit 6)
	0 = Serial ou	tput data chang	ges on transitio	n from Idle cloo	ck state to activ	e clock state (see bit 6)
bit /		Select Enable	bit (Slave mod	e)(*/			
	$0 = \frac{33x}{SSx}$ pin i	s not used by t	he module; pin	is controlled by	y port function		
bit 6	CKP: Clock F	Polarity Select b	bit				
	1 = Idle state	for the clock is	s a high level; a	active state is a	low level		
hit E		tor the clock is	s a low level; a	ctive state is a i	nign level		
DIUD	1 = Master m	nde					
	0 = Slave mo	ode					
Note 1:	If DISSCK = 0, S Select (PPS)" for	CKx must be c r more informa	onfigured to an tion.	available RPn	pin. See Secti	on 10.4 "Perip	oheral Pin
2:	If DISSDO = 0, S Select (PPS)" for	DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin elect (PPS)" for more information.					pheral Pin
3:	The CKE bit is no SPI modes (FRM	ot used in the F EN = 1).	ramed SPI mo	des. The user s	hould program	this bit to '0' fo	or the Framed
4:	If SSEN = 1, SSx (PPS)" for more i	must be confignformation.	gured to an ava	iilable RPn pin.	See Section 1	10.4 "Peripher	al Pin Select

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 5	D/A: Data/Address bit (when operating as I ² C slave)
	1 = Indicates that the last byte received was data
	0 = Indicates that the last byte received was a device address
	a slave byte.
bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last
	Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 3	S: Start bit
	1 = Indicates that a Start (or Repeated Start) bit has been detected last
	0 = Start bit was not detected last
	Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit 2	R/W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – Indicates data transfer is output from slave
	0 = Write – Indicates data transfer is input to slave
	Hardware is set or clear after reception of an I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive is complete, I2CxRCV is full
	U = Receive is not complete, I2CXRCV is empty Hardware is set when I2CXRCV is written with received byte. Hardware is clear when software reads
	I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit is in progress, I2CxTRN is full
	0 = Transmit is complete, I2CxTRN is empty
	Hardware is set when software writes I2CxTRN. Hardware is clear at completion of data transmission.

Note 1: In both Master and Slave modes, the ACKSTAT bit is only updated when transmitting data resulting in the reception of an ACK or NACK from another device. Do not check the state of ACKSTAT when receiving data, either as a slave or a master. Reading ACKSTAT after receiving address or data bytes returns an invalid result.

REGISTER 16-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AMSK9	AMSK8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| AMSK7 | AMSK6 | AMSK5 | AMSK4 | AMSK3 | AMSK2 | AMSK1 | AMSK0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

AMSK<9:0>: Mask for Address Bit x Select bits

- 1 = Enables masking for bit x of incoming message address; bit match is not required in this position
- 0 = Disables masking for bit x; bit match is required in this position

bit 9-0

FIGURE 18-9: EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION



FIGURE 18-10: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 8-BIT DATA)

PIC24F		Parallel EEPROM		
PMA <n:0></n:0>		A <n:0></n:0>		
PMD<7:0>	\longleftrightarrow	D<7:0>		
PMCS1		CE	Address Bus Data Bus	
PINIVR		VVR	Control Lines	

FIGURE 18-11: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 16-BIT DATA)



FIGURE 18-12: LCD CONTROL EXAMPLE (BYTE MODE OPERATION)



FIGURE 19-2	ALARM MASK SETTINGS
1100NL 13-2.	

Alarm Mask Setting (AMASK<3:0>)	Day of the Week	Month Day	Hours	Minutes Seconds			
0000 – Every half second 0001 – Every second				:			
0010 – Every 10 seconds				: S			
0011 – Every minute				: : : : :			
0100 – Every 10 minutes				: m : s s			
0101 – Every hour				: m m : s s			
0110 – Every day			h h	: m m : s s			
0111 – Every week	d		h h	: m m : s s			
1000 – Every month		/ d	h h	: m m : s s			
1001 – Every year ⁽¹⁾		m m / d d	h h	: m m : s s			
Note 1: Annually, except when co	Note 1: Annually, except when configured for February 29.						

REGISTER 21-2: AD1CON2: A/D CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0
VCFG2	VCFG1	VCFG0	—	—	CSCNA	—	—
bit 15							bit 8

R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	—	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-13 VCFG<2:0>: Voltage Reference Configuration bits

VCFG<2:0>	VR+	VR-
000	AVDD*	AVss*
001	External VREF+ Pin	AVss*
010	AVDD*	External VREF- Pin
011	External VREF+ Pin	External VREF- Pin
lxx	AVDD*	AVss*

* AVDD and AVSS inputs are tied to VDD and VSS on 28-pin devices.

bit 12-11 Unimplemented: Read as '0'

bit 10	CSCNA: Scan Input Selections for CH0+ S/H Input for MUX A Input Multiplexer Setting bit
	1 = Scans inputs
	0 = Does not scan inputs
bit 9-8	Unimplemented: Read as '0'
bit 7	BUFS: Buffer Fill Status bit (valid only when BUFM = 1)
	 1 = A/D is currently filling Buffer 08-0F, user should access data in 00-07 0 = A/D is currently filling Buffer 00-07, user should access data in 08-0F
bit 6	Unimplemented: Read as '0'
bit 5-2	SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits
	1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence
	1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence
	10001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence
hit 1	BLEM. Duffer Mode Select bit
DICI	BUFM: Builer Mode Select bit
	1 = Buffer configured as two 8-word buffers (ADC1BUFn<15:8> and ADC1BUFn<7:0>)
	0 = Buffer configured as one 16-word buffer (ADC1BUFn<15:0>)
bit 0	ALTS: Alternate Input Sample Mode Select bit
	1 = Uses MUX A input multiplexer settings for first sample, then alternates between MUX B and MUX A input multiplexer settings for all subsequent samples
	0 = Always uses MUX A input multiplexer settings

REGISTER 21-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	—	—	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
hit 15 ADRC	• A/D Conversion Clock Source bit			

bit 15	
	1 = A/D internal RC clock
	0 = Clock derived from system clock
bit 14-13	Unimplemented: Read as '0'
bit 12-8	SAMC<4:0>: Auto-Sample Time bits
	11111 = 31 T AD
	••••
	00001 = 1 TAD
	00000 = 0 TAD (not recommended)
bit 7-0	ADCS<7:0>: A/D Conversion Clock Select bits
	11111111
	····· = Reserved
	0100000
	00111111 = 64 • T CY
	•••••
	00000001 = 2 • TCY
	00000000 = TCY

REGISTER 24-2: CW2: FLASH CONFIGURATION WORD 2

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23							bit 16

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
IESO	WUTSEL1(1)	WUTSEL0 ⁽¹⁾	SOSCSEL1(1)	SOSCSEL0 ⁽¹⁾	FNOSC2	FNOSC1	FNOSC0
bit 15							bit 8

R/PO-1	R/PO-1	R/PO-1	R/PO-1	r	R/PO-1	R/PO-1	R/PO-1
FCKSM1	FCKSM0	OSCIOFCN	IOL1WAY	r	I2C1SEL	POSCMD1	POSCMD0
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	PO = Program Once bit	U = Unimplemented bit, read as '0'	
-n = Value when device is unprogrammed		'1' = Bit is set	'0' = Bit is cleared

bit 23-16	Unimplemented: Read as '1'
bit 15	IESO: Internal External Switchover bit
	 1 = IESO mode (Two-Speed Start-up) is enabled 0 = IESO mode (Two-Speed Start-up) is disabled
bit 14-13	WUTSEL<1:0>: Voltage Regulator Standby Mode Wake-up Time Select bits ⁽¹⁾
	 11 = Default regulator start-up time is used 01 = Fast regulator start-up time is used x0 = Reserved; do not use
bit 12-11	SOSCSEL<1:0>: Secondary Oscillator Power Mode Select bits ⁽¹⁾
	11 = Default (High Drive Strength) mode
	01 = Low-Power (Low Drive Strength) mode
L:1 1 0 0	$x_0 = \text{Reserved}$; do not use
DIT TU-8	FNOSC<2:0>: Initial Oscillator Select bits
	111 = Fast RC Oscillator with Postscaler (FRCDIV)
	101 = Low-Power RC Oscillator (LPRC)
	100 = Secondary Oscillator (SOSC)
	011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
	010 = Primary Oscillator (XI, HS, EC)
	000 = Fast RC Oscillator (FRC)
bit 7-6	FCKSM<1:0>: Clock Switching and Fail-Safe Clock Monitor Configuration bits
	1x = Clock switching and Fail-Safe Clock Monitor are disabled
	01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
	00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
bit 5	OSCIOFCN: OSCO Pin Configuration bit
	$\frac{ \text{fPOSCMD} < 1:0> = 11 \text{ or } 00:}{1 - 00000000000000000000000000000000000$
	= OSCO/CLKO/RA3 functions as out I/O (ROSC/2) = OSCO/CLKO/RA3 functions as port I/O (RA3)
	If $POSCMD<1:0> = 1.0 \text{ or } 0.1$:
	OSCIOFCN has no effect on OSCO/CLKO/RA3.

Note 1: These bits are implemented only in devices with a major silicon revision level of B or later (DEVREV register value is 3042h or greater). Refer to **Section 28.0** "**Packaging Information**" in the device data sheet for the location and interpretation of product date codes.

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
	VIL	Input Low Voltage ⁽⁴⁾					
DI10		I/O Pins	Vss	—	0.2 VDD	V	
DI11		PMP Pins	Vss	—	0.15 VDD	V	PMPTTL = 1
DI15		MCLR	Vss	_	0.2 VDD	V	
DI16		OSCI (XT mode)	Vss	_	0.2 VDD	V	
DI17		OSCI (HS mode)	Vss	—	0.2 VDD	V	
DI18		I/O Pins with I ² C™ Buffer	Vss	—	0.3 VDD	V	SMBus disabled
DI19		I/O Pins with SMBus Buffer	Vss	_	0.8	V	SMBus enabled
	Vih	Input High Voltage ⁽⁴⁾					
DI20		I/O Pins: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd	_	Vdd 5.5	V V	
DI21		PMP Pins: with Analog Functions Digital Only	0.25 VDD + 0.8 0.25 VDD + 0.8	_	Vdd 5.5	V V	PMPTTL = 1
DI25		MCLR	0.8 Vdd	—	Vdd	V	
DI26		OSCI (XT mode)	0.7 VDD	—	Vdd	V	
DI27		OSCI (HS mode)	0.7 Vdd	—	Vdd	V	
DI28		I/O Pins with I ² C Buffer: with Analog Functions Digital Only	0.7 Vdd 0.7 Vdd		Vdd 5.5	V V	
DI29		I/O Pins with SMBus Buffer: with Analog Functions Digital Only	2.1	_	VDD	V	2 5V < Vpin < Vpp
DI30	ICNPU	CNxx Pull-up Current	50	250	400	ν uA	$V_{DD} = 3.3V$. VPIN = Vss

TABLE 27-7: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.
- 4: Refer to Table 1-2 for I/O pin buffer types.
- **5:** Parameter is characterized but not tested.
- **6:** Non-5V tolerant pins, VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- **7:** Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources greater than 5.5V.
- 8: Injection currents > | 0 | can affect the performance of all analog peripherals (e.g., A/D, comparators, internal band gap reference, etc.)
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

28.0 PACKAGING INFORMATION

28.1 Package Marking Information

28-Lead SPDIP (.300")



Example



28-Lead SSOP (5.30 mm)



Example



28-Lead SOIC (7.50 mm)



Example



Legend:	XXX	Customer-specific information		
	Y	Year code (last digit of calendar year)		
	ΥY	Year code (last 2 digits of calendar year)		
	WW	Week code (week of January 1 is week '01')		
	NNN Alphanumeric traceability code			
		Pb-free JEDEC designator for Matte Tin (Sn)		
	*	This package is Pb-free. The Pb-free JEDEC designator (e3)		
		can be found on the outer packaging for this package.		
Note:	In the event the full Microchip part number cannot be marked on one line, it will			
	be carried over to the next line, thus limiting the number of available characters for customer-specific information.			

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX
Number of Leads	Ν		44	
Lead Pitch	е	0.80 BSC		
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	Е		12.00 BSC	
Overall Length	D	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Molded Package Length	d Package Length D1 10.00 BSC			
Lead Thickness	с	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent			
Fror	1: Name				
	Company				
	Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
Арр	ication (optional):				
Wou	ld you like a reply?YN				
Dev	ce: PIC24FJ64GA004 Family	Literature Number: DS39881E			
Que	stions:				
1.	What are the best features of this document?				
2.	2. How does this document meet your hardware and software development needs?				
3.	3. Do you find the organization of this document easy to follow? If not, why?				
4.	What additions to the document do you think would enhance the structure and subject?				
5.	What deletions from the document could be made without affecting the overall usefulness?				
6.	s there any incorrect or misleading information (what	and where)?			
•					
7.	How would you improve this document?				
•					