E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Active
Core Processor	ARM® Cortex®-A9
Number of Cores/Bus Width	4 Core, 32-Bit
Speed	800MHz
Co-Processors/DSP	Multimedia; NEON™ SIMD
RAM Controllers	LPDDR2, DDR3L, DDR3
Graphics Acceleration	Yes
Display & Interface Controllers	HDMI, Keypad, LCD, LVDS, MIPI/DSI, Parallel
Ethernet	10/100/1000Mbps (1)
SATA	SATA 3Gbps (1)
USB	USB 2.0 + PHY (3), USB 2.0 OTG + PHY (1)
Voltage - I/O	1.8V, 2.5V, 2.8V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	ARM TZ, A-HAB, CAAM, CSU, SJC, SNVS
Package / Case	624-FBGA, FCBGA
Supplier Device Package	624-FCBGA (21x21)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcimx6qp7cvt8aa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Introduction

The i.MX 6DualPlus/6QuadPlus processors are specifically useful for applications such as the following:

- Reconfigurable instrument cluster high performance infotainment
- Graphics rendering for Human Machine Interfaces (HMI)
- Video processing and display

The i.MX 6DualPlus/6QuadPlus processors offers numerous advanced features, such as:

- Multilevel memory system—The multilevel memory system of each processor is based on the L1 instruction and data caches, L2 cache, and internal and external memory. The processors support many types of external memory devices, including DDR3, DDR3L, LPDDR2, NOR Flash, PSRAM, cellular RAM, NAND Flash (MLC and SLC), OneNANDTM, and managed NAND, including eMMC up to rev 4.4/4.41.
- Smart speed technology—The processors have power management throughout the device that enables the rich suite of multimedia features and peripherals to consume minimum power in both active and various low power modes. Smart speed technology enables the designer to deliver a feature-rich product, requiring levels of power far lower than industry expectations.
- Dynamic voltage and frequency scaling—The processors improve the power efficiency of devices by scaling the voltage and frequency to optimize performance.
- Multimedia powerhouse—The multimedia performance of each processor is enhanced by a multilevel cache system, Neon[®] MPE (Media Processor Engine) co-processor, a multi-standard hardware video codec, 2 autonomous and independent image processing units (IPU), and a programmable smart DMA (SDMA) controller.
- Powerful graphics acceleration—Each processor provides three independent, integrated graphics processing units: an OpenGL[®] ES 3.0 3D graphics accelerator with four shaders (up to 198 MTri/s and OpenCL support), 2D graphics accelerator, and dedicated OpenVGTM 1.1 accelerator.
- Interface flexibility—Each processor supports connections to a variety of interfaces: LCD controller for up to four displays (including parallel display, HDMI1.4, MIPI display, and LVDS display), dual CMOS sensor interface (parallel or through MIPI), high-speed USB on-the-go with PHY, high-speed USB host with PHY, multiple expansion card ports (high-speed MMC/SDIO host and other), 10/100/1000 Mbps Gigabit Ethernet controller, and a variety of other popular interfaces (such as UART, I²C, and I²S serial audio, SATA-II, and PCIe-II).
- Automotive environment support—Each processor includes interfaces, such as two CAN ports, an MLB150/50 port, an ESAI audio interface, and an asynchronous sample rate converter for multichannel/multisource audio.
- Advanced security—The processors deliver hardware-enabled security features that enable secure e-commerce, digital rights management (DRM), information encryption, secure boot, and secure software downloads. The security features are discussed in detail in the i.MX 6Dual/6Quad security reference manual (IMX6DQ6SDLSRM).
- Integrated power management—The processors integrate linear regulators and internally generate voltage levels for different domains. This significantly simplifies system power management structure.

Modules List

Block Mnemonic	Block Name	Subsystem	Brief Description
EPIT-1 EPIT-2	Enhanced Periodic Interrupt Timer	Timer Peripherals	Each EPIT is a 32-bit "set and forget" timer that starts counting after the EPIT is enabled by software. It is capable of providing precise interrupts at regular intervals with minimal processor intervention. It has a 12-bit prescaler for division of input clock frequency to get the required time setting for the interrupts to occur, and counter value can be programmed on the fly.
ESAI	Enhanced Serial Audio Interface	Connectivity Peripherals	The Enhanced Serial Audio Interface (ESAI) provides a full-duplex serial port for serial communication with a variety of serial devices, including industry-standard codecs, SPDIF transceivers, and other processors. The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator. All serial transfers are synchronized to a clock. Additional synchronization signals are used to delineate the word frames. The normal mode of operation is used to transfer data at a periodic rate, one word per period. The network mode is also intended for periodic transfers; however, it supports up to 32 words (time slots) per period. This mode can be used to build time division multiplexed (TDM) networks. In contrast, the on-demand mode is intended for non-periodic transfers of data and to transfer data serially at high speed when the data becomes available. The ESAI has 12 pins for data and clocking connection to external devices.
FlexCAN-1 FlexCAN-2	Flexible Controller Area Network	Connectivity Peripherals	The CAN protocol was primarily, but not only, designed to be used as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the Electromagnetic interference (EMI) environment of a vehicle, cost-effectiveness and required bandwidth. The FlexCAN module is a full implementation of the CAN protocol specification, Version 2.0 B, which supports both standard and extended message frames.
GPIO-1 GPIO-2 GPIO-3 GPIO-4 GPIO-5 GPIO-6 GPIO-7	General Purpose I/O Modules	System Control Peripherals	Used for general purpose input/output to external devices. Each GPIO module supports 32 bits of I/O.
GPMI	General Purpose Media Interface	Connectivity Peripherals	The GPMI module supports up to 8x NAND devices. 40-bit ECC error correction for NAND Flash controller (GPMI2). The GPMI supports separate DMA channels per NAND device.
GPT	General Purpose Timer	Timer Peripherals	Each GPT is a 32-bit "free-running" or "set and forget" mode timer with programmable prescaler and compare and capture register. A timer counter value can be captured using an external event and can be configured to trigger a capture event on either the leading or trailing edges of an input pulse. When the timer is configured to operate in "set and forget" mode, it is capable of providing precise interrupts at regular intervals with minimal processor intervention. The counter has output compare logic to provide the status and interrupt at comparison. This timer can be configured to run either on an external clock or on an internal clock.

Table 2. i.MX 6DualPlus/6QuadPlus Modules List (continued)

Block Mnemonic	Block Name	Subsystem	Brief Description
WDOG-2 (TZ)	Watchdog (TrustZone)	Timer Peripherals	The TrustZone Watchdog (TZ WDOG) timer module protects against TrustZone starvation by providing a method of escaping normal mode and forcing a switch to the TZ mode. TZ starvation is a situation where the normal OS prevents switching to the TZ mode. Such a situation is undesirable as it can compromise the system's security. Once the TZ WDOG module is activated, it must be serviced by TZ software on a periodic basis. If servicing does not take place, the timer times out. Upon a time-out, the TZ WDOG asserts a TZ mapped interrupt that forces switching to the TZ mode. If it is still not served, the TZ WDOG asserts a security violation signal to the CSU. The TZ WDOG module cannot be programmed or deactivated by a normal mode Software.
EIM	NOR-Flash /PSRAM interface	Connectivity Peripherals	 The EIM NOR-FLASH / PSRAM provides: Support 16-bit (in muxed IO mode only) PSRAM memories (sync and async operating modes), at slow frequency Support 16-bit (in muxed IO mode only) NOR-Flash memories, at slow frequency Multiple chip selects
XTALOSC	Crystal Oscillator interface	—	The XTALOSC module enables connectivity to external crystal oscillator device. In a typical application use-case, it is used for 24 MHz oscillator.

Table 2. i.MX 6DualPlus/6QuadPlus Modules List (continued)

3.1 Special Signal Considerations

The package contact assignments can be found in Section 6, "Package Information and Contact Assignments." Signal descriptions are defined in the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM). Special signal consideration information is contained in the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG).

3.2 Recommended Connections for Unused Analog Interfaces

The recommended connections for unused analog interfaces can be found in the section, "Unused analog interfaces," of the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG).

Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Мах	Unit
Input current (47 kΩ pull-up)	lin	Vin = 0 V Vin = OVDD	_	100 1	μA
Input current (100 kΩ pull-up)	lin	Vin = 0 V Vin= OVDD	_	48 1	μA
Input current (100 k Ω pull-down)	lin	Vin = 0 V Vin = OVDD	_	1 48	μA
Keeper circuit resistance	Rkeep	Vin = 0.3 x OVDD Vin = 0.7 x OVDD	105	175	kΩ

Table 22. GPIO I/O DC Parameters (continued)

¹ Overshoot and undershoot conditions (transitions above OVDD and below GND) on switching pads must be held below 0.6 V, and the duration of the overshoot/undershoot must not exceed 10% of the system clock cycle. Overshoot/ undershoot must be controlled through printed circuit board layout, transmission line impedance matching, signal line termination, or other methods. Non-compliance to this specification may affect device reliability or cause permanent damage to the device.

² DSE is the Drive Strength Field setting in the associated IOMUX control register.

³ To maintain a valid level, the transition edge of the input must sustain a constant slew rate (monotonic) from the current DC level through to the target DC level, Vil or Vih. Monotonic input transition time is from 0.1 ns to 1 s.

⁴ Hysteresis of 250 mV is guaranteed over all operating conditions when hysteresis is enabled.

4.6.3 DDR I/O DC Parameters

The DDR I/O pads support LPDDR2 and DDR3/DDR3L operational modes.

To date LPDDR2 has not been fully validated or supported in the BSP. Full validation and BSP support will be completed during 2016.

4.6.3.1 LPDDR2 Mode I/O DC Parameters

The LPDDR2 interface mode fully complies with JESD209-2B LPDDR2 JEDEC standard release June, 2009. The parameters in Table 23 are guaranteed per the operating ranges in Table 6, unless otherwise noted.

Parameters	Symbol	Test Conditions	Min	Мах	Unit
High-level output voltage	Voh	loh = -0.1 mA	$0.9 \times \text{OVDD}$	_	V
Low-level output voltage	Vol	lol = 0.1 mA	—	$0.1 \times \text{OVDD}$	V
Input reference voltage	Vref	—	0.49 imes OVDD	0.51 imes OVDD	
DC input High Voltage	Vih(dc)	—	Vref+0.13V	OVDD	V
DC input Low Voltage	Vil(dc)	—	OVSS	Vref-0.13V	V
Differential Input Logic High	Vih(diff)	—	0.26	See Note ²	_
Differential Input Logic Low	Vil(diff)	—	See Note ²	-0.26	_
Input current (no pull-up/down)	lin	Vin = 0 or OVDD	-2.5	2.5	μA
Pull-up/pull-down impedance mismatch	MMpupd	—	-15	+15	%

Table 23. LPDDR2 I/O DC Electrical Parameters¹



CL includes package, probe and fixture capacitance

Figure 4. Load Circuit for Output





4.8 Output Buffer Impedance Parameters

This section defines the I/O impedance parameters of the i.MX 6DualPlus/6QuadPlus processors for the following I/O types:

- General Purpose I/O (GPIO)
- Double Data Rate I/O (DDR) for LPDDR2, and DDR3 modes
- LVDS I/O
- MLB I/O

NOTE

GPIO and DDR I/O output driver impedance is measured with "long" transmission line of impedance Ztl attached to I/O pad and incident wave launched into transmission line. Rpu/Rpd and Ztl form a voltage divider that defines specific voltage of incident wave relative to OVDD. Output driver impedance is calculated from this voltage divider (see Figure 9).

4.9.3.2 General EIM Timing-Synchronous Mode

Figure 12, Figure 13, and Table 40 specify the timings related to the EIM module. All EIM output control signals may be asserted and deasserted by an internal clock synchronized to the EIM_BCLK rising edge according to corresponding assertion/negation control fields.



Figure 12. EIM Output Timing Diagram



Figure 13. EIM Input Timing Diagram

4.9.3.3 Examples of EIM Synchronous Accesses

Table 40. EIM Bus Timing Parameters

ID	Parameter	Min ¹	Max ¹	Unit
WE1	EIM_BCLK cycle time ²	t × (k+1)	—	ns
WE2	EIM_BCLK high level width	0.4 imes t imes (k+1)	—	ns
WE3	EIM_BCLK low level width	$0.4 \times t \times (k+1)$	_	ns

² In this table:

- t means clock period from axi_clk frequency.
- CSA means register setting for WCSA when in write operations or RCSA when in read operations.
- CSN means register setting for WCSN when in write operations or RCSN when in read operations.
- ADVN means register setting for WADVN when in write operations or RADVN when in read operations.
- ADVA means register setting for WADVA when in write operations or RADVA when in read operations.

4.9.4 DDR SDRAM Specific Parameters (DDR3/DDR3L and LPDDR2)

4.9.4.1 DDR3/DDR3L Parameters

Figure 24 shows the DDR3/DDR3L basic timing diagram. The timing parameters for this diagram appear in Table 42.



Figure 24. DDR3/DDR3L Command and Address Timing Diagram

Table 42. DDR3/DDR3L Command and Address Timing Parameter

п	Parameter ^{1,2}	Symbol	CK = 53	Unit	
	Falameter	Symbol	Min	Max	Unit
DDR1	DRAM_SDCLKx_P clock high-level width	tсн	0.47	0.53	tск
DDR2	DRAM_SDCLKx_P clock low-level width	tc∟	0.47	0.53	tск

4.11.2.2 ECSPI Slave Mode Timing

Figure 42 depicts the timing of ECSPI in slave mode and Table 52 lists the ECSPI slave mode timing characteristics.



Note: ECSPIx_MISO is always driven (not tri-stated) between actual data transmissions. This limits the ECSPI to be connected between a single master and a single slave.

Figure 42. ECSPI Slave Mode Timing Diagram

ID	Parameter	Symbol	Min	Max	Unit
CS1	ECSPIx_SCLK Cycle Time-Read • Slow group ¹ • Fast group ² ECSPIx_SCLK Cycle Time-Write	t _{clk}	55 40 15	—	ns
CS2	ECSPIx_SCLK High or Low Time–Read • Slow group ¹ • Fast group ² ECSPIx_SCLK High or Low Time–Write	t _{SW}	26 20 7	_	ns
CS4	ECSPIx_SSx pulse width	t _{CSLH}	Half ECSPIx_SCLK period	—	ns
CS5	ECSPIx_SSx Lead Time (CS setup time)	t _{SCS}	5	—	ns
CS6	ECSPIx_SSx Lag Time (CS hold time)	t _{HCS}	5	—	ns
CS7	ECSPIx_MOSI Setup Time	t _{Smosi}	4	—	ns
CS8	ECSPIx_MOSI Hold Time	t _{Hmosi}	4	—	ns
CS9	ECSPIx_MISO Propagation Delay (C _{LOAD} = 20 pF) • Slow group ¹ • Fast group ²	t _{PDmiso}	4	25 17	ns

Table 52. ECSPI Slave Mode Timing Parameters

¹ ECSPI slow includes:

ECSPI1/DISP0_DAT22, ECSPI1/KEY_COL1, ECSPI1/CSI0_DAT6, ECSPI2/EIM_OE, ECSPI2/DISP0_DAT17, ECSPI2/CSI0_DAT10, ECSPI3/DISP0_DAT2

² ECSPI fast includes:

ECSPI1/EIM_D17, ECSPI4/EIM_D22, ECSPI5/SD2_DAT0, ECSPI5/SD1_DAT0

4.11.3 Enhanced Serial Audio Interface (ESAI) Timing Parameters

The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator. Table 53 shows the interface timing values. The number field in the table refers to timing signals found in Figure 43 and Figure 44.

ID	Parameter ^{1,2}	Symbol	Expression ²	Min	Max	Condition ³	Unit
62	Clock cycle ⁴	t _{SSICC}	$\begin{array}{c} 4 \times T_{C} \\ 4 \times T_{C} \end{array}$	30.0 30.0	_	i ck i ck	ns
63	Clock high period: • For internal clock • For external clock		$2 \times T_{c} - 9.0$ $2 \times T_{c}$	6 15		_	ns
64	Clock low period: • For internal clock • For external clock	_	$2 \times T_{c} - 9.0$ $2 \times T_{c}$	6 15			ns
65	ESAI_RX_CLK rising edge to ESAI_RX_FS out (bl) high	_	_	_	19.0 7.0	x ck i ck a	ns
66	ESAI_RX_CLK rising edge to ESAI_RX_FS out (bl) low	_	_		19.0 7.0	x ck i ck a	ns
67	ESAI_RX_CLK rising edge to ESAI_RX_FS out (wr) high ⁵	_	_	_	19.0 9.0	x ck i ck a	ns
68	ESAI_RX_CLK rising edge to ESAI_RX_FS out (wr) low ⁵	_	_	_	19.0 9.0	x ck i ck a	ns
69	ESAI_RX_CLK rising edge to ESAI_RX_FS out (wI) high	_	_	_	19.0 6.0	x ck i ck a	ns
70	ESAI_RX_CLK rising edge to ESAI_RX_FSout (wl) low		_	_	17.0 7.0	x ck i ck a	ns
71	Data in setup time before ESAI_RX_CLK (serial clock in synchronous mode) falling edge			12.0 19.0	_	x ck i ck	ns
72	Data in hold time after ESAI_RX_CLK falling edge		—	3.5 9.0	_	x ck i ck	ns
73	ESAI_RX_FS input (bl, wr) high before ESAI_RX_CLK falling edge ⁵		—	2.0 19.0	_	x ck i ck a	ns
74	ESAI_RX_FS input (wl) high before ESAI_RX_CLK falling edge		_	2.0 19.0	_	x ck i ck a	ns
75	ESAI_RX_FS input hold time after ESAI_RX_CLK falling edge		_	2.5 8.5	_	x ck i ck a	ns
78	ESAI_TX_CLK rising edge to ESAI_TX_FS out (bl) high		—	_	19.0 8.0	x ck i ck	ns
79	ESAI_TX_CLK rising edge to ESAI_TX_FS out (bl) low		—	_	20.0 10.0	x ck i ck	ns
80	ESAI_TX_CLK rising edge to ESAI_TX_FS out (wr) high ⁵	—	—		20.0 10.0	x ck i ck	ns

Table 53. Enhanced Serial Audio Interface (ESAI) Timing



Figure 44. ESAI Receiver Timing

Electrical Characteristics

ID	Parameter	Symbols	Min	Мах	Unit	
eSDHC Input/Card Outputs SD_CMD, SD_DATAx (Reference to SDx_CLK)						
SD7	eSDHC Input Setup Time	t _{ISU}	2.5	—	ns	
SD8	eSDHC Input Hold Time ⁴	t _{IH}	1.5	—	ns	

Table 54. SD/eMMC4.3 Interface Timing Specification (continued)

¹ In low speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.

² In normal (full) speed mode for SD/SDIO card, clock frequency can be any value between 0–25 MHz. In high-speed mode, clock frequency can be any value between 0–50 MHz.

³ In normal (full) speed mode for MMC card, clock frequency can be any value between 0-20 MHz. In high-speed mode, clock frequency can be any value between 0-52 MHz.

⁴To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.

4.11.4.2 eMMC4.4/4.41 (Dual Data Rate) eSDHCv3 AC Timing

Figure 46 depicts the timing of eMMC4.4/4.41. Table 55 lists the eMMC4.4/4.41 timing characteristics. Be aware that only SDx_DATAx is sampled on both edges of the clock (not applicable to SD_CMD).



Figure 46. eMMC4.4/4.41 Timing

Table 55. eMMC4.4/4.41	Interface	Timing	Specification
------------------------	-----------	--------	---------------

ID	Parameter	Symbols	Min	Мах	Unit		
Card Input Clock							
SD1	Clock Frequency (EMMC4.4 DDR)	f _{PP}	0	52	MHz		
SD1	Clock Frequency (SD3.0 DDR)	f _{PP}	0	50	MHz		
	uSDHC Output / Card Inputs SD_CMD,	SD_DATAx (Ref	erence to SI	D_CLK)			
SD2	uSDHC Output Delay	t _{OD}	2.5	7.1	ns		
uSDHC Input / Card Outputs SD_CMD, SD_DATAx (Reference to SD_CLK)							
SD3	uSDHC Input Setup Time	t _{ISU}	2.6	—	ns		
SD4	uSDHC Input Hold Time	t _{IH}	1.5		ns		

4.11.4.3 SDR50/SDR104 AC Timing

Figure 47 depicts the timing of SDR50/SDR104, and Table 56 lists the SDR50/SDR104 timing characteristics.



Figure 47. SDR50/SDR104 Timing

Table 56. SDR50/SDR104 Interface Timing	Specification
---	---------------

ID	Parameter	Symbols	Min	Мах	Unit					
Card Input Clock										
SD1	Clock Frequency Period	4.8	_	ns						
SD2	Clock Low Time	t _{CL}	$0.3 imes t_{CLK}$	$0.7 imes t_{CLK}$	ns					
SD2	Clock High Time	t _{CH}	$0.3 imes t_{CLK}$	$0.7 imes t_{CLK}$	ns					
uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR50 (Reference to SDx_CLK)										
SD4	uSDHC Output Delay	t _{OD}	-3	1	ns					
	uSDHC Output/Card Inputs SD_CMD,	SDx_DATAx in S	DR104 (Refer	ence to SDx_C	LK)					
SD5	uSDHC Output Delay	t _{OD}	-1.6	1	ns					
	uSDHC Input/Card Outputs SD_CMD,	SDx_DATAx in S	SDR50 (Refere	ence to SDx_CI	LK)					
SD6	uSDHC Input Setup Time	t _{ISU}	2.5	—	ns					
SD7	uSDHC Input Hold Time	t _{IH}	1.5	—	ns					
	uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR104 (Reference to SDx_CLK) ¹									
SD8	Card Output Data Window	t _{ODW}	$0.5 imes t_{CLK}$	—	ns					

¹Data window in SDR100 mode is variable.

Electrical Characteristics

Symbol	Parameters	Test Conditions	Min	Тур	Max	Unit				
LP Line Receiver DC Specifications										
V _{IL}	Input low voltage	_	—	_	550	mV				
V _{IH}	Input high voltage	_	920	_	—	mV				
V _{HYST}	Input hysteresis	—	25	_	—	mV				
Contention Line Receiver DC Specifications										
V _{ILF}	Input low fault threshold	_	200		450	mV				

Table 72. Electrical and Timing Information (continued)

4.11.12.2 D-PHY Signaling Levels

The signal levels are different for differential HS mode and single-ended LP mode. Figure 72 shows both the HS and LP signal levels on the left and right sides, respectively. The HS signalling levels are below the LP low-level input threshold such that LP receiver always detects low on HS signals.



Figure 72. D-PHY Signaling Levels



Figure 93. JTAG_TRST_B Timing Diagram

ID	Parameter 1.2	All Freq	llmit	
U		Min	Max	Onit
SJ0	JTAG_TCK frequency of operation 1/(3xT _{DC}) ¹	0.001	22	MHz
SJ1	JTAG_TCK cycle time in crystal mode	45	—	ns
SJ2	JTAG_TCK clock pulse width measured at V_M^2	22.5	—	ns
SJ3	JTAG_TCK rise and fall times	_	3	ns
SJ4	Boundary scan input data set-up time	5	_	ns
SJ5	Boundary scan input data hold time	24	_	ns
SJ6	JTAG_TCK low to output data valid	_	40	ns
SJ7	JTAG_TCK low to output high impedance	_	40	ns
SJ8	JTAG_TMS, JTAG_TDI data set-up time	5	_	ns
SJ9	JTAG_TMS, JTAG_TDI data hold time	25	-	ns
SJ10	JTAG_TCK low to JTAG_TDO data valid	_	44	ns
SJ11	JTAG_TCK low to JTAG_TDO high impedance	_	44	ns
SJ12	JTAG_TRST_B assert time	100	_	ns
SJ13	JTAG_TRST_B set-up time to JTAG_TCK low	40	_	ns

Table	83.	JTAG	Timina
		• • • • •	

¹ T_{DC} = target frequency of SJC

² V_{M} = mid-point voltage

4.11.19 SPDIF Timing Parameters

The Sony/Philips Digital Interconnect Format (SPDIF) data is sent using the bi-phase marking code. When encoding, the SPDIF data signal is modulated by a clock that is twice the bit rate of the data signal.

Table 84 and Figure 94 and Figure 95 show SPDIF timing parameters for the Sony/Philips Digital Interconnect Format (SPDIF), including the timing of the modulating Rx clock (SPDIF_SR_CLK) for SPDIF in Rx mode and the timing of the modulating Tx clock (SPDIF_ST_CLK) for SPDIF in Tx mode.

4.11.22 USB HSIC Timings

This section describes the electrical information of the USB HSIC port.

NOTE

HSIC is a DDR signal. The following timing specification is for both rising and falling edges.

4.11.22.1 Transmit Timing



Figure 104. USB HSIC Transmit Waveform

Table 95. USB HSIC Transmit Parameters

Name	Parameter Min Max Unit		Comment		
Tstrobe	strobe period	4.166	4.167	ns	
Todelay	data output delay time	550	1350	ps	Measured at 50% point
Tslew	strobe/data rising/falling time	0.7	2	V/ns	Averaged from 30% – 70% points

4.11.22.2 Receive Timing



Figure 105. USB HSIC Receive Waveform

Table 96. USB HSIC Receive Parameters¹

Name	Parameter	Min	Мах	Unit	Comment
Tstrobe	strobe period	4.166	4.167	ns	_
Thold	data hold time	300	—	ps	Measured at 50% point
Tsetup	data setup time	365	—	ps	Measured at 50% point
Tslew	strobe/data rising/falling time	0.7	2	V/ns	Averaged from 30% – 70% points

¹ The timings in the table are guaranteed when:

-AC I/O voltage is between 0.9x to 1x of the I/O supply

-DDR_SEL configuration bits of the I/O are set to (10)b

5 Boot Mode Configuration

This section provides information on boot mode configuration pins allocation and boot devices interfaces allocation.

5.1 Boot Mode Configuration Pins

Table 97 provides boot options, functionality, fuse values, and associated pins. Several input pins are also sampled at reset and can be used to override fuse values, depending on the value of BT_FUSE_SEL fuse. The boot option pins are in effect when BT_FUSE_SEL fuse is '0' (cleared, which is the case for an unblown fuse). For detailed boot mode options configured by the boot mode pins, see the System Boot chapter of the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM).

Pin	Direction at Reset	eFuse Name							
Boot Mode Selection									
BOOT_MODE1	Input	Boot Mode Selection							
BOOT_MODE0	Input	Boot Mode Selection							
Boot Options ¹									
EIM_DA0	Input	BOOT_CFG1[0]							
EIM_DA1	Input	BOOT_CFG1[1]							
EIM_DA2	Input	BOOT_CFG1[2]							
EIM_DA3	Input	BOOT_CFG1[3]							
EIM_DA4	Input	BOOT_CFG1[4]							
EIM_DA5	Input	BOOT_CFG1[5]							
EIM_DA6	Input	BOOT_CFG1[6]							
EIM_DA7	Input	BOOT_CFG1[7]							
EIM_DA8	Input	BOOT_CFG2[0]							
EIM_DA9	Input	BOOT_CFG2[1]							
EIM_DA10	Input	BOOT_CFG2[2]							
EIM_DA11	Input	BOOT_CFG2[3]							
EIM_DA12	Input	BOOT_CFG2[4]							
EIM_DA13	Input	BOOT_CFG2[5]							
EIM_DA14	Input	BOOT_CFG2[6]							
EIM_DA15	Input	BOOT_CFG2[7]							
EIM_A16	Input	BOOT_CFG3[0]							
EIM_A17	Input	BOOT_CFG3[1]							
EIM_A18	Input	BOOT_CFG3[2]							

Table 97. Fuses and Associated Pins Used for Boot

Package Information and Contact Assignments

				Out of Reset Condition ¹				
Ball Name	Ball	Power Group	Ball Type	Default Mode (Reset Mode)	Default Function (Signal Name)	Input/Output	Value ²	
DISP0_DAT18	V25	NVCC_LCD	GPIO	ALT5	GPI05_I012	Input	PU (100K)	
DISP0_DAT19	U23	NVCC_LCD	GPIO	ALT5	GPIO5_IO13	Input	PU (100K)	
DISP0_DAT2	P23	NVCC_LCD	GPIO	ALT5	GPIO4_I023	Input	PU (100K)	
DISP0_DAT20	U22	NVCC_LCD	GPIO	ALT5	GPIO5_IO14	Input	PU (100K)	
DISP0_DAT21	T20	NVCC_LCD	GPIO	ALT5	GPIO5_IO15	Input	PU (100K)	
DISP0_DAT22	V24	NVCC_LCD	GPIO	ALT5	GPIO5_IO16	Input	PU (100K)	
DISP0_DAT23	W24	NVCC_LCD	GPIO	ALT5	GPI05_I017	Input	PU (100K)	
DISP0_DAT3	P21	NVCC_LCD	GPIO	ALT5	GPIO4_IO24	Input	PU (100K)	
DISP0_DAT4	P20	NVCC_LCD	GPIO	ALT5	GPIO4_IO25	Input	PU (100K)	
DISP0_DAT5	R25	NVCC_LCD	GPIO	ALT5	GPIO4_IO26	Input	PU (100K)	
DISP0_DAT6	R23	NVCC_LCD	GPIO	ALT5	GPIO4_I027	Input	PU (100K)	
DISP0_DAT7	R24	NVCC_LCD	GPIO	ALT5	GPIO4_IO28	Input	PU (100K)	
DISP0_DAT8	R22	NVCC_LCD	GPIO	ALT5	GPIO4_IO29	Input	PU (100K)	
DISP0_DAT9	T25	NVCC_LCD	GPIO	ALT5	GPIO4_IO30	Input	PU (100K)	
DRAM_A0	AC14	NVCC_DRAM	DDR	ALT0	DRAM_ADDR00	Output	0	
DRAM_A1	AB14	NVCC_DRAM	DDR	ALT0	DRAM_ADDR01	Output	0	
DRAM_A10	AA15	NVCC_DRAM	DDR	ALT0	DRAM_ADDR10	Output	0	
DRAM_A11	AC12	NVCC_DRAM	DDR	ALT0	DRAM_ADDR11	Output	0	
DRAM_A12	AD12	NVCC_DRAM	DDR	ALT0	DRAM_ADDR12	Output	0	
DRAM_A13	AC17	NVCC_DRAM	DDR	ALT0	DRAM_ADDR13	Output	0	
DRAM_A14	AA12	NVCC_DRAM	DDR	ALT0	DRAM_ADDR14	Output	0	
DRAM_A15	Y12	NVCC_DRAM	DDR	ALT0	DRAM_ADDR15	Output	0	
DRAM_A2	AA14	NVCC_DRAM	DDR	ALT0	DRAM_ADDR02	Output	0	
DRAM_A3	Y14	NVCC_DRAM	DDR	ALT0	DRAM_ADDR03	Output	0	
DRAM_A4	W14	NVCC_DRAM	DDR	ALT0	DRAM_ADDR04	Output	0	
DRAM_A5	AE13	NVCC_DRAM	DDR	ALT0	DRAM_ADDR05	Output	0	
DRAM_A6	AC13	NVCC_DRAM	DDR	ALT0	DRAM_ADDR06	Output	0	
DRAM_A7	Y13	NVCC_DRAM	DDR	ALT0	DRAM_ADDR07	Output	0	
DRAM_A8	AB13	NVCC_DRAM	DDR	ALT0	DRAM_ADDR08	Output	0	
DRAM_A9	AE12	NVCC_DRAM	DDR	ALT0	DRAM_ADDR09	Output	0	
DRAM_CAS	AE16	NVCC_DRAM	DDR	ALT0	DRAM_CAS_B	Output	0	
DRAM_CS0	Y16	NVCC_DRAM	DDR	ALT0	DRAM_CS0_B	Output	0	
DRAM_CS1	AD17	NVCC_DRAM	DDR	ALT0	DRAM_CS1_B	Output	0	
DRAM_D0	AD2	NVCC_DRAM	DDR	ALT0	DRAM_DATA00	Input	PU (100K)	
DRAM_D1	AE2	NVCC_DRAM	DDR	ALT0	DRAM_DATA01	Input	PU (100K)	
DRAM_D10	AA6	NVCC_DRAM	DDR	ALT0	DRAM_DATA10	Input	PU (100K)	

Table 100. 21 x 21 mm Functional Contact Assignments (continued)

Package Information and Contact Assignments

				Out of Reset Condition ¹			
Ball Name	Ball	Power Group	Ball Type	Default Mode (Reset Mode)	Default Function (Signal Name)	Input/Output	Value ²
DRAM_SDBA1	Y15	NVCC_DRAM	DDR	ALT0	DRAM_SDBA1	Output	0
DRAM_SDBA2	AB12	NVCC_DRAM	DDR	ALT0	DRAM_SDBA2	Output	0
DRAM_SDCKE0	Y11	NVCC_DRAM	DDR	ALT0	DRAM_SDCKE0	Output	0
DRAM_SDCKE1	AA11	NVCC_DRAM	DDR	ALT0	DRAM_SDCKE1	Output	0
DRAM_SDCLK_0	AD15	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDCLK0_P	Input	Hi-Z
DRAM_SDCLK_0_B	AE15	NVCC_DRAM	DDRCLK	—	DRAM_SDCLK0_N	—	
DRAM_SDCLK_1	AD14	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDCLK1_P	Input	Hi-Z
DRAM_SDCLK_1_B	AE14	NVCC_DRAM	DDRCLK	—	DRAM_SDCLK1_N	—	
DRAM_SDODT0	AC16	NVCC_DRAM	DDR	ALT0	DRAM_ODT0	Output	0
DRAM_SDODT1	AB17	NVCC_DRAM	DDR	ALT0	DRAM_ODT1	Output	0
DRAM_SDQS0	AE3	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS0_P	Input	Hi-Z
DRAM_SDQS0_B	AD3	NVCC_DRAM	DDRCLK	—	DRAM_SDQS0_N	—	
DRAM_SDQS1	AD6	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS1_P	Input	Hi-Z
DRAM_SDQS1_B	AE6	NVCC_DRAM	DDRCLK	—	DRAM_SDQS1_N	—	
DRAM_SDQS2	AD8	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS2_P	Input	Hi-Z
DRAM_SDQS2_B	AE8	NVCC_DRAM	DDRCLK	—	DRAM_SDQS2_N	—	
DRAM_SDQS3	AC10	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS3_P	Input	Hi-Z
DRAM_SDQS3_B	AB10	NVCC_DRAM	DDRCLK	—	DRAM_SDQS3_N	—	—
DRAM_SDQS4	AD18	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS4_P	Input	Hi-Z
DRAM_SDQS4_B	AE18	NVCC_DRAM	DDRCLK	—	DRAM_SDQS4_N	—	—
DRAM_SDQS5	AD20	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS5_P	Input	Hi-Z
DRAM_SDQS5_B	AE20	NVCC_DRAM	DDRCLK	—	DRAM_SDQS5_N	—	—
DRAM_SDQS6	AD23	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS6_P	Input	Hi-Z
DRAM_SDQS6_B	AE23	NVCC_DRAM	DDRCLK	—	DRAM_SDQS6_N	—	_
DRAM_SDQS7	AA25	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS7_P	Input	Hi-Z
DRAM_SDQS7_B	AA24	NVCC_DRAM	DDRCLK	—	DRAM_SDQS7_N	—	_
DRAM_SDWE	AB16	NVCC_DRAM	DDR	ALT0	DRAM_SDWE_B	Output	0
DSI_CLK0M	H3	NVCC_MIPI	—	—	DSI_CLK_N	—	_
DSI_CLK0P	H4	NVCC_MIPI	—	—	DSI_CLK_P	—	—
DSI_D0M	G2	NVCC_MIPI	—	—	DSI_DATA0_N	—	_
DSI_D0P	G1	NVCC_MIPI	—	—	DSI_DATA0_P	—	_
DSI_D1M	H2	NVCC_MIPI	—	—	DSI_DATA1_N	—	_
DSI_D1P	H1	NVCC_MIPI	—	_	DSI_DATA1_P		
EIM_A16	H25	NVCC_EIM1	GPIO	ALT0	EIM_ADDR16	Output	0
EIM_A17	G24	NVCC_EIM1	GPIO	ALT0	EIM_ADDR17	Output	0
EIM_A18	J22	NVCC_EIM1	GPIO	ALT0	EIM_ADDR18	Output	0

Table 100. 21 x 21 mm Functional Contact Assignments (continued)

Package Information and Contact Assignments

				Out of Reset Condition ¹			
Ball Name	Ball	Power Group	Ball Type	Default Mode (Reset Mode)	Default Function (Signal Name)	Input/Output	Value ²
LVDS0_TX3_P	W1	NVCC_LVDS_2P5	LVDS	ALT0	LVDS0_TX3_P	Input	Keeper
LVDS1_CLK_N	Y3	NVCC_LVDS_2P5	LVDS	_	LVDS1_CLK_N	—	_
LVDS1_CLK_P	Y4	NVCC_LVDS_2P5	LVDS	ALT0	LVDS1_CLK_P	Input	Keeper
LVDS1_TX0_N	Y1	NVCC_LVDS_2P5	LVDS	—	LVDS1_TX0_N	—	—
LVDS1_TX0_P	Y2	NVCC_LVDS_2P5	LVDS	ALT0	LVDS1_TX0_P	Input	Keeper
LVDS1_TX1_N	AA2	NVCC_LVDS_2P5	LVDS	_	LVDS1_TX1_N	—	_
LVDS1_TX1_P	AA1	NVCC_LVDS_2P5	LVDS	ALT0	LVDS1_TX1_P	Input	Keeper
LVDS1_TX2_N	AB1	NVCC_LVDS_2P5	LVDS	—	LVDS1_TX2_N	—	—
LVDS1_TX2_P	AB2	NVCC_LVDS_2P5	LVDS	ALT0	LVDS1_TX2_P	Input	Keeper
LVDS1_TX3_N	AA3	NVCC_LVDS_2P5	LVDS	—	LVDS1_TX3_N	—	—
LVDS1_TX3_P	AA4	NVCC_LVDS_2P5	LVDS	ALT0	LVDS1_TX3_P	Input	Keeper
MLB_CN	A11	VDD_HIGH_CAP	LVDS	—	MLB_CLK_N	—	—
MLB_CP	B11	VDD_HIGH_CAP	LVDS	—	MLB_CLK_P	—	—
MLB_DN	B10	VDD_HIGH_CAP	LVDS	—	MLB_DATA_N	—	—
MLB_DP	A10	VDD_HIGH_CAP	LVDS	—	MLB_DATA_P	—	—
MLB_SN	A9	VDD_HIGH_CAP	LVDS	—	MLB_SIG_N	—	—
MLB_SP	B9	VDD_HIGH_CAP	LVDS	—	MLB_SIG_P	_	
NANDF_ALE	A16	NVCC_NANDF	GPIO	ALT5	GPIO6_IO08	Input	PU (100K)
NANDF_CLE	C15	NVCC_NANDF	GPIO	ALT5	GPIO6_I007	Input	PU (100K)
NANDF_CS0	F15	NVCC_NANDF	GPIO	ALT5	GPIO6_IO11	Input	PU (100K)
NANDF_CS1	C16	NVCC_NANDF	GPIO	ALT5	GPIO6_IO14	Input	PU (100K)
NANDF_CS2	A17	NVCC_NANDF	GPIO	ALT5	GPIO6_IO15	Input	PU (100K)
NANDF_CS3	D16	NVCC_NANDF	GPIO	ALT5	GPIO6_IO16	Input	PU (100K)
NANDF_D0	A18	NVCC_NANDF	GPIO	ALT5	GPIO2_IO00	Input	PU (100K)
NANDF_D1	C17	NVCC_NANDF	GPIO	ALT5	GPIO2_IO01	Input	PU (100K)
NANDF_D2	F16	NVCC_NANDF	GPIO	ALT5	GPIO2_IO02	Input	PU (100K)
NANDF_D3	D17	NVCC_NANDF	GPIO	ALT5	GPIO2_IO03	Input	PU (100K)
NANDF_D4	A19	NVCC_NANDF	GPIO	ALT5	GPIO2_IO04	Input	PU (100K)
NANDF_D5	B18	NVCC_NANDF	GPIO	ALT5	GPIO2_IO05	Input	PU (100K)
NANDF_D6	E17	NVCC_NANDF	GPIO	ALT5	GPIO2_IO06	Input	PU (100K)
NANDF_D7	C18	NVCC_NANDF	GPIO	ALT5	GPIO2_I007	Input	PU (100K)
NANDF_RB0	B16	NVCC_NANDF	GPIO	ALT5	GPIO6_IO10	Input	PU (100K)
NANDF_WP_B	E15	NVCC_NANDF	GPIO	ALT5	GPIO6_IO09	Input	PU (100K)
ONOFF	D12	VDD_SNVS_IN	GPIO	—	SRC_ONOFF	Input	PU (100K)
PCIE_RXM	B1	PCIE_VPH	—	—	PCIE_RX_N	_	
PCIE_RXP	B2	PCIE_VPH	—	—	PCIE_RX_P	—	

Table 100. 21 x 21 mm Functional Contact Assignments (continued)