



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, I ² C, IrDA, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	100
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 42x16b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LBGA
Supplier Device Package	144-MAPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk21fn1m0vmd12

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong







3



2.2 Nonswitching electrical specifications

2.2.1 Voltage and current operating requirements Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	3.6	V	
V _{DDA}	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	V	
V _{BAT}	RTC battery supply voltage	1.71	3.6	V	
V _{IH}	Input high voltage				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	$0.7 \times V_{DD}$	_	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	—	$0.35 \times V_{DD}$	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$		$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis	$0.06 \times V_{DD}$	—	V	
I _{ICDIO}	Digital pin (except Tamper pins) negative DC injection current — single pin	-5	_	mA	1
	• V _{IN} < V _{SS} -0.3V				
I _{ICAIO}	Analog ² , EXTAL, and XTAL pin DC injection current				3
	 V_{IN} < V_{SS}-0.3V (Negative current injection) 	-5	_	mA	
	• $V_{IN} > V_{DD}$ +0.3V (Positive current injection)	_	+5		
I _{ICcont}	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of				
	positive injection currents of 16 contiguous pins	-25	_	mA	
	Negative current injection		+25		
	Positive current injection				
V _{ODPU}	Open drain pullup voltage level	V _{DD}	V _{DD}	V	4
V _{RAM}	V _{DD} voltage required to retain RAM	1.2	—	V	
V _{RFVBAT}	V_{BAT} voltage required to retain the VBAT register file	V _{POR_VBAT}	—	V	

All 5 V tolerant digital I/O pins are internally clamped to V_{SS} through an ESD protection diode. There is no diode connection to V_{DD}. If V_{IN} is less than V_{DIO_MIN}, a current limiting resistor is required. If V_{IN} greater than V_{DIO_MIN} (=VSS-0.3V) is observed, then there is no need to provide current limiting resistors at the pads. The negative DC injection current limiting resistor is calculated as R=(V_{DIO_MIN}-V_{IN})/II_{ICDIO}I.

7



3.1 Core modules

3.1.1 Debug trace timing specifications

Symbol	Description	Min.	Max.	Unit
T _{cyc}	Clock period	Frequency dep to 50	MHz	
T _{wl}	Low pulse width	2	—	ns
T _{wh}	High pulse width	2	_	ns
T _r	Clock and data rise time	—	3	ns
Τ _f	Clock and data fall time	—	3	ns
Ts	Data setup	3	—	ns
T _h	Data hold	2	—	ns

Table 12. Debug trace operating behaviors







Figure 6. Trace data specifications



3.1.2 JTAG electricals

	Table 15. JTAG IIIIIted Voltage I	ange electric	,a15	
Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	25	
	Serial Wire Debug	0	50	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	20	_	ns
	Serial Wire Debug	10	_	ns
J4	TCLK rise and fall times		3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns
J6	Boundary scan input data hold time after TCLK rise	2.6	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1	—	ns
J11	TCLK low to TDO data valid		17	ns
J12	TCLK low to TDO high-Z	_	17	ns
J13	TRST assert time	100		ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

Table 13. JTAG limited voltage range electricals

Table 14.	JTAG full	voltage range	electricals
-----------	-----------	---------------	-------------

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	20	
	Serial Wire Debug	0	40	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	—	ns
	JTAG and CJTAG	25	—	ns
	Serial Wire Debug	12.5	—	ns

Table continues on the next page...



3.4.1 Flash (FTFE) electrical specifications

This section describes the electrical characteristics of the FTFE module.

3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{hvpgm8}	Program Phrase high-voltage time	—	7.5	18	μs	
t _{hversscr}	Erase Flash Sector high-voltage time	—	13	113	ms	1
t _{hversblk128k}	Erase Flash Block high-voltage time for 128 KB	—	104	904	ms	1
t _{hversblk512k}	Erase Flash Block high-voltage time for 512 KB	—	416	3616	ms	1

Table 20. NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.

3.4.1.2 Flash timing specifications — commands Table 21. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t _{rd1blk128k}	• 128 KB data flash	_	_	0.5	ms	
t _{rd1blk512k}	• 512 KB program flash	_	_	1.8	ms	
t _{rd1sec4k}	Read 1s Section execution time (4 KB flash)	—	—	100	μs	1
t _{pgmchk}	Program Check execution time	—	—	95	μs	1
t _{rdrsrc}	Read Resource execution time	—	—	40	μs	1
t _{pgm8}	Program Phrase execution time	—	90	150	μs	
	Erase Flash Block execution time					2
t _{ersblk128k}	• 128 KB data flash	_	110	925	ms	
t _{ersblk512k}	• 512 KB program flash	_	435	3700	ms	
t _{ersscr}	Erase Flash Sector execution time	—	15	115	ms	2
t _{pgmsec1k}	Program Section execution time (1KB flash)	_	5	_	ms	
	Read 1s All Blocks execution time					
t _{rd1allx}	FlexNVM devices	_	—	2.2	ms	
t _{rdonce}	Read Once execution time	_	—	30	μs	1
t _{pgmonce}	Program Once execution time	—	90	—	μs	
t _{ersall}	Erase All Blocks execution time	—	870	7400	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	—	—	30	μs	1

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Swap Control execution time					
t _{swapx01}	control code 0x01	—	200	—	μs	
t _{swapx02}	control code 0x02	—	90	150	μs	
t _{swapx04}	control code 0x04	—	90	150	μs	
t _{swapx08}	control code 0x08	—	—	30	μs	
	Program Partition for EEPROM execution time					
t _{pgmpart32k}	32 KB EEPROM backup	—	70	—	ms	
t _{pgmpart128k}	128 KB EEPROM backup	—	75		ms	
	Set FlexRAM Function execution time:					
t _{setramff}	Control Code 0xFF	—	70	—	μs	
t _{setram32k}	32 KB EEPROM backup	—	0.8	1.2	ms	
t _{setram64k}	64 KB EEPROM backup	—	1.3	1.9	ms	
t _{setram128k}	128 KB EEPROM backup	—	2.4	3.1	ms	
t _{eewr8bers}	Byte-write to erased FlexRAM location execution time	—	175	275	μs	3
	Byte-write to FlexRAM execution time:					
t _{eewr8b32k}	32 KB EEPROM backup	—	385	1700	μs	
t _{eewr8b64k}	64 KB EEPROM backup	—	475	2000	μs	
t _{eewr8b128k}	128 KB EEPROM backup	—	650	2350	μs	
t _{eewr16bers}	16-bit write to erased FlexRAM location execution time	—	175	275	μs	
	16-bit write to FlexRAM execution time:					
t _{eewr16b32k}	32 KB EEPROM backup	—	385	1700	μs	
t _{eewr16b64k}	64 KB EEPROM backup	—	475	2000	μs	
t _{eewr16b128k}	128 KB EEPROM backup	—	650	2350	μs	
t _{eewr32bers}	32-bit write to erased FlexRAM location execution time	_	360	550	μs	
	32-bit write to FlexRAM execution time:					
t _{eewr32b32k}	32 KB EEPROM backup	—	630	2000	μs	
t _{eewr32b64k}	64 KB EEPROM backup	—	810	2250	μs	
t _{eewr32b128k}	• 128 KB EEPROM backup	—	1200	2650	μs	

 Table 21. Flash command timing specifications (continued)

1. Assumes 25MHz or greater flash clock frequency.

- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- 3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.



3.4.1.3 Flash high voltage current behaviors Table 22. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DD_PGM}	Average current adder during high voltage flash programming operation	_	3.5	7.5	mA
I _{DD_ERS}	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

3.4.1.4 Reliability specifications

Table 23. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
	Program Fl	lash				
t _{nvmretp10k}	Data retention after up to 10 K cycles	5	50	—	years	
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	100	—	years	
n _{nvmcycp}	Cycling endurance	10 K	50 K	—	cycles	2
	Data Flas	sh				-
t _{nvmretd10k}	Data retention after up to 10 K cycles	5	50	—	years	
t _{nvmretd1k}	Data retention after up to 1 K cycles	20	100	—	years	
n _{nvmcycd}	Cycling endurance	10 K	50 K	—	cycles	2
	FlexRAM as El	EPROM				
t _{nvmretee100}	Data retention up to 100% of write endurance	5	50	—	years	
t _{nvmretee10}	Data retention up to 10% of write endurance	20	100	_	years	
n _{nvmcycee}	Cycling endurance for EEPROM backup	20 K	50 K	—	cycles	2
	Write endurance					3
n _{nvmwree16}	 EEPROM backup to FlexRAM ratio = 16 	70 K	175 K	—	writes	
n _{nvmwree128}	 EEPROM backup to FlexRAM ratio = 128 	630 K	1.6 M	_	writes	
n _{nvmwree512}	 EEPROM backup to FlexRAM ratio = 512 	2.5 M	6.4 M	—	writes	
n _{nvmwree2k}	EEPROM backup to FlexRAM ratio = 2,048	10 M	25 M		writes	
n _{nvmwree4k}	 EEPROM backup to FlexRAM ratio = 4,096 	20 M	50 M		writes	

- Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
- 2. Cycling endurance represents number of program/erase cycles at -40°C \leq T_i \leq 125°C.
- Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup per subsystem. Minimum and typical values assume all byte-writes to FlexRAM.



Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
		• Avg = 32					
EIL	Input leakage error			$I_{ln} \times R_{AS}$		mV	I _{In} = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V _{TEMP25}	Temp sensor voltage	25 °C	706	716	726	mV	8

Table 28. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

- 1. All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$
- Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4. 1 LSB = $(V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz



Figure 16. Typical ENOB vs. ADC_CLK for 16-bit differential mode



3. 1 LSB = V_{reference}/64

- 1. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD} -0.6 V.
- Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP_DACCR[DACEN], CMP_DACCR[VRSEL], CMP_DACCR[VOSEL], CMP_MUXCR[PSEL], and CMP_MUXCR[MSEL]) and the comparator output settling to a stable level.



Figure 18. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)



V_{DDA} = 3.0 V, reference select set for V_{DDA} (DACx_CO:DACRFS = 1), high power mode (DACx_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device



Figure 20. Typical INL error vs. digital code





Figure 21. Offset at half scale vs. temperature

3.6.4 Voltage reference electrical specifications

Symbol	Description	Min.	Max.	Unit	Notes
V _{DDA}	Supply voltage	1.71	3.6	V	—
T _A	Temperature	Operating temperature range of the device		°C	—
CL	Output load capacitance	100		nF	1, 2

2. The load capacitance should not exceed +/-25% of the nominal specified C_L value over the operating temperature range of the device.

^{1.} C_L must be connected to VREF_OUT if the VREF_OUT functionality is being used for either an internal or external reference.



Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
	Run mode	3	3.3	3.6	V	
	Standby mode	2.1	2.8	3.6	V	
V _{Reg33out}	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1		3.6	V	2
C _{OUT}	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1		100	mΩ	
I _{LIM}	Short circuit current	—	290	_	mA	

Table 37. USB VREG electrical specifications (continued)

1. Typical values assume VREGIN = 5.0 V, Temp = 25 $^\circ\text{C}$ unless otherwise stated.

2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I_{Load}.

3.8.4 CAN switching specifications

See General switching specifications.

3.8.5 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	—	30	MHz	
DS1	DSPI_SCK output cycle time	2 x t _{BUS}	_	ns	
DS2	DSPI_SCK output high/low time	(t _{SCK} /2) – 2	(t _{SCK} /2) + 2	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t _{BUS} x 2) – 2	—	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t _{BUS} x 2) – 2	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	—	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	

Table 38. Master mode DSPI timing (limited voltage range)

Table continues on the next page...





Figure 24. DSPI classic SPI timing — master mode

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation		7.5	MHz
DS9	DSPI_SCK input cycle time	8 x t _{BUS}	—	ns
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) - 4	(t _{SCK/2)} + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid		20	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	—	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven	—	19	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	19	ns

Table 41. Slave mode DSPI timing (full voltage range)







3.8.7 I²C switching specifications

See General switching specifications.

3.8.8 UART switching specifications

See General switching specifications.

3.8.9 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface. The following timing specifications assume a load of 50 pF.

Num	Symbol	Description	Min.	Max.	Unit		
		Operating voltage	1.71	3.6	V		
		Card input clock	•		•		
SD1	fpp	Clock frequency (low speed)	0	400	kHz		
	fpp	Clock frequency (SD\SDIO full speed\high speed)	0	25\50	MHz		
	fpp	Clock frequency (MMC full speed\high speed)	0	20\50	MHz		
	f _{OD}	Clock frequency (identification mode)	0	400	kHz		
SD2	t _{WL}	Clock low time	7	_	ns		
SD3	t _{WH}	Clock high time	7	_	ns		
SD4	t _{TLH}	Clock rise time	—	3	ns		
SD5	t _{THL}	Clock fall time	—	3	ns		
		SDHC output / card inputs SDHC_CMD, SDHC_DAT	(reference to	SDHC_CLK)			
SD6	t _{OD}	SDHC output delay (output valid)	-5	8.3	ns		
	SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)						
SD7	t _{ISU}	SDHC input setup time	5	_	ns		
SD8	t _{IH}	SDHC input hold time	0	—	ns		

Table 42. SDHC switching specifications





Figure 27. I²S timing — master mode

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S11	I2S_BCLK cycle time (input)	80	—	ns
S12	I2S_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_FS input setup before I2S_BCLK	4.5	—	ns
S14	I2S_FS input hold after I2S_BCLK	2	—	ns
S15	I2S_BCLK to I2S_TXD/I2S_FS output valid	—	18	ns
S16	I2S_BCLK to I2S_TXD/I2S_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_BCLK	4.5	—	ns
S18	I2S_RXD hold after I2S_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid ¹		21	ns

Table 44. I²S slave mode timing

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear





Figure 28. I²S timing — slave modes

3.8.10.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40		ns
S2	I2S_MCLK (as an input) pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	—	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	-1	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	—	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0		ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	20.5	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns

Table 45.	I2S/SAI	master	mode	timing
-----------	---------	--------	------	--------



Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
K##	Kinetis family	• K21
A	Key attribute	 D = Cortex-M4 w/ DSP F = Cortex-M4 w/ DSP and FPU
М	Flash memory type	 N = Program flash only X = Program flash and FlexMemory
FFF	Program flash memory size	 32 = 32 KB 64 = 64 KB 128 = 128 KB 256 = 256 KB 512 = 512 KB 1M0 = 1 MB 2M0 = 2 MB
R	Silicon revision	 Z = Initial (Blank) = Main A = Revision after main
Т	Temperature range (°C)	 V = -40 to 105 C = -40 to 85
PP	Package identifier	 FM = 32 QFN (5 mm x 5 mm) FT = 48 QFN (7 mm x 7 mm) LF = 48 LQFP (7 mm x 7 mm) LH = 64 LQFP (10 mm x 10 mm) MP = 64 MAPBGA (5 mm x 5 mm) LK = 80 LQFP (12 mm x 12 mm) LL = 100 LQFP (14 mm x 14 mm) MC = 121 MAPBGA (8 mm x 8 mm) DC = 121 XFBGA (8 mm x 8 mm x 0.5 mm) LQ = 144 LQFP (20 mm x 20 mm) MD = 144 MAPBGA (13 mm x 13 mm)
СС	Maximum CPU frequency (MHz)	 5 = 50 MHz 7 = 72 MHz 10 = 100 MHz 12 = 120 MHz 15 = 150 MHz 16 = 168 MHz 18 = 180 MHz
N	Packaging type	 R = Tape and reel (Blank) = Trays

3.8.10.4.4 Example

This is an example part number:

MK21FN1M0VMD10



- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8.10.5.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

3.8.10.5.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μA

3.8.10.5.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



Pinout

144 MAP	144 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
BGA												
H5	31	VDDA	VDDA	VDDA								
G5	32	VREFH	VREFH	VREFH								
G6	33	VREFL	VREFL	VREFL								
H6	34	VSSA	VSSA	VSSA								
K3	35	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22								
J3	36	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21								
M3	-	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18								
L3	-	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC0_OUT/ CMP1_IN3/ ADC0_SE23								
L4	-	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23								
L5	37	TAMPER0/ RTC_ WAKEUP_B	TAMPER0/ RTC_ WAKEUP_B	TAMPER0/ RTC_ WAKEUP_B								
K5	38	TAMPER1	TAMPER1	TAMPER1								
K4	39	TAMPER2	TAMPER2	TAMPER2								
J4	—	TAMPER3	TAMPER3	TAMPER3								
H4	—	TAMPER4	TAMPER4	TAMPER4								
M4	—	TAMPER5	TAMPER5	TAMPER5								
M7	40	XTAL32	XTAL32	XTAL32								
M6	41	EXTAL32	EXTAL32	EXTAL32								
L6	42	VBAT	VBAT	VBAT								
—	43	VDD	VDD	VDD								
—	44	VSS	VSS	VSS								
-	45	PTE24	ADC0_SE17	ADC0_SE17	PTE24		UART4_TX			EWM_OUT_ b		
—	46	PTE25	ADC0_SE18	ADC0_SE18	PTE25		UART4_RX			EWM_IN		
—	47	PTE26	DISABLED		PTE26		UART4_ CTS_b			RTC_ CLKOUT	USB_CLKIN	
-	48	PTE27	DISABLED		PTE27		UART4_ RTS_b					
_	49	PTE28	DISABLED		PTE28							





Figure 34. K21 144 LQFP Pinout Diagram

6 Revision History

The following table provides a revision history for this document.