




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                 |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                        |
| Core Processor             | AVR                                                                                                                                                             |
| Core Size                  | 8-Bit                                                                                                                                                           |
| Speed                      | 4MHz                                                                                                                                                            |
| Connectivity               | SPI, UART/USART                                                                                                                                                 |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                           |
| Number of I/O              | 32                                                                                                                                                              |
| Program Memory Size        | 8KB (4K x 16)                                                                                                                                                   |
| Program Memory Type        | FLASH                                                                                                                                                           |
| EEPROM Size                | 512 x 8                                                                                                                                                         |
| RAM Size                   | 512 x 8                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 6V                                                                                                                                                       |
| Data Converters            | A/D 8x10b                                                                                                                                                       |
| Oscillator Type            | Internal                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C                                                                                                                                                    |
| Mounting Type              | Surface Mount                                                                                                                                                   |
| Package / Case             | 44-LCC (J-Lead)                                                                                                                                                 |
| Supplier Device Package    | 44-PLCC (16.6x16.6)                                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/at90ls8535-4ji">https://www.e-xfl.com/product-detail/microchip-technology/at90ls8535-4ji</a> |



The AVR core combines a rich instruction set with 32 general-purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The AT90S8535 provides the following features: 8K bytes of In-System Programmable Flash, 512 bytes EEPROM, 512 bytes SRAM, 32 general-purpose I/O lines, 32 general-purpose working registers, Real-time Clock (RTC), three flexible timer/counters with compare modes, internal and external interrupts, a programmable serial UART, 8-channel, 10-bit ADC, programmable Watchdog Timer with internal oscillator, an SPI serial port and three software-selectable power-saving modes. The Idle Mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power Save Mode, the timer oscillator continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining an 8-bit RISC CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT90S8535 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The AT90S8535 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators and evaluation kits.

## Pin Descriptions


|                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|--------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>VCC</b>               | Digital supply voltage.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| <b>GND</b>               | Digital ground.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| <b>Port A (PA7..PA0)</b> | <p>Port A is an 8-bit bi-directional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers can sink 20 mA and can drive LED displays directly. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated.</p> <p>Port A also serves as the analog inputs to the A/D Converter.</p> <p>The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> |
| <b>Port B (PB7..PB0)</b> | <p>Port B is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. Port B also serves the functions of various special features of the AT90S8535 as listed on page 78.</p> <p>The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p>                                                                               |
| <b>Port C (PC7..PC0)</b> | <p>Port C is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port C output buffers can sink 20 mA. As inputs, Port C pins that are externally pulled low will source</p>                                                                                                                                                                                                                                                                                                                                                  |

## Clock Options

### Crystal Oscillator

XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or a ceramic resonator may be used.

**Figure 2.** Oscillator Connections




Note: When using the MCU Oscillator as a clock for an external device, an HC buffer should be connected as indicated in the figure.

### External Clock

To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven as shown in Figure 3.

**Figure 3.** External Clock Drive Configuration




### Timer Oscillator

For the Timer Oscillator pins, TOSC1 and TOSC2, the crystal is connected directly between the pins. No external capacitors are needed. The oscillator is optimized for use with a 32,768 Hz watch crystal. Applying an external clock source to TOSC1 is not recommended.

## Indirect Program Addressing, IJMP and ICALL


**Figure 18.** Indirect Program Memory Addressing



Program execution continues at address contained by the Z-register (i.e., the PC is loaded with the contents of the Z-register).

## Relative Program Addressing, RJMP and RCALL

**Figure 19.** Relative Program Memory Addressing



Program execution continues at address  $PC + k + 1$ . The relative address  $k$  is from -2048 to 2047.

## EEPROM Data Memory

The AT90S8535 contains 512 bytes of data EEPROM memory. It is organized as a separate data space, in which single bytes can be read and written. The EEPROM has an endurance of at least 100,000 write/erase cycles. The access between the EEPROM and the CPU is described on page 51 specifying the EEPROM address registers, the EEPROM data register and the EEPROM control register.

For the SPI data downloading, see page 99 for a detailed description.

## Memory Access Times and Instruction Execution Timing


This section describes the general access timing concepts for instruction execution and internal memory access.

The AVR CPU is driven by the System Clock  $\phi$ , directly generated from the external clock crystal for the chip. No internal clock division is used.

Figure 20 shows the parallel instruction fetches and instruction executions enabled by the Harvard architecture and the fast-access register file concept. This is the basic pipelining concept to obtain up to 1 MIPS per MHz with the corresponding unique results for functions per cost, functions per clocks and functions per power-unit.

placed at these locations. The circuit diagram in Figure 23 shows the reset logic. Table 3 defines the timing and electrical parameters of the reset circuitry.

**Figure 23. Reset Logic**



**Table 3. Reset Characteristics ( $V_{CC} = 5.0V$ )**

| Symbol          | Parameter                                         | Min  | Typ          | Max  | Units |
|-----------------|---------------------------------------------------|------|--------------|------|-------|
| $V_{POT}^{(1)}$ | Power-on Reset Threshold (rising)                 | 1.0  | 1.4          | 1.8  | V     |
|                 | Power-on Reset Threshold (falling)                | 0.4  | 0.6          | 0.8  | V     |
| $V_{RST}$       | $\overline{RESET}$ Pin Threshold Voltage          |      | 0.6 $V_{CC}$ |      | V     |
| $t_{TOUT}$      | Reset Delay Time-out Period<br>FSTRT Unprogrammed | 11.0 | 16.0         | 21.0 | ms    |
| $t_{TOUT}$      | Reset Delay Time-out Period<br>FSTRT Programmed   | 1.0  | 1.1          | 1.2  | ms    |

Note: 1. The Power-on Reset will not work unless the supply voltage has been below  $V_{POT}$  (falling).

**Table 4. Number of Watchdog Oscillator Cycles**

| FSTRT        | Time-out at $V_{CC} = 5V$ | Number of WDT Cycles |
|--------------|---------------------------|----------------------|
| Programmed   | 1.1 ms                    | 1K                   |
| Unprogrammed | 16.0 ms                   | 16K                  |

## Power-on Reset

A Power-on Reset (POR) circuit ensures that the device is reset from power-on. As shown in Figure 23, an internal timer clocked from the Watchdog Timer oscillator prevents the MCU from starting until after a certain period after  $V_{CC}$  has reached the Power-on Threshold voltage ( $V_{POT}$ ), regardless of the  $V_{CC}$  rise time (see Figure 24).

The user can select the start-up time according to typical oscillator start-up time. The number of WDT oscillator cycles is shown in Table 4. The frequency of the Watchdog oscillator is voltage-dependent as shown in "Typical Characteristics" on page 107.

If the built-in start-up delay is sufficient,  $\overline{RESET}$  can be connected to  $V_{CC}$  directly or via an external pull-up resistor. By holding the pin low for a period after  $V_{CC}$  has been applied, the Power-on Reset period can be extended. Refer to Figure 25 for a timing example of this.

sponding interrupt of External Interrupt Request 0 is executed from program memory address \$001. See also “External Interrupts.”

- **Bits 5.0 – Res: Reserved Bits**

These bits are reserved bits in the AT90S8535 and always read as zero.

## General Interrupt Flag Register – GIFR

| Bit           | 7     | 6     | 5 | 4 | 3 | 2 | 1 | 0 |      |
|---------------|-------|-------|---|---|---|---|---|---|------|
| \$3A (\$5A)   | INTF1 | INTF0 | – | – | – | – | – | – | GIFR |
| Read/Write    | R/W   | R/W   | R | R | R | R | R | R |      |
| Initial Value | 0     | 0     | 0 | 0 | 0 | 0 | 0 | 0 |      |

- **Bit 7 – INTF1: External Interrupt Flag1**

When an edge or logical change on the INT1 pin triggers an interrupt request, INTF1 becomes set (one). This flag is always cleared (0) when the pin is configured for low-level interrupts, as the state of a low-level interrupt can be determined by reading the PIN register.

If the I-bit in SREG and the INT1 bit in GIMSK are set (one), the MCU will jump to the interrupt address \$002. For edge and logic change interrupts, this flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical “1” to it.

- **Bit 6 – INTF0: External Interrupt Flag0**

When an edge or logical change on the INT0 pin triggers an interrupt request, INTF0 becomes set (one). This flag is always cleared (0) when the pin is configured for low-level interrupts, as the state of a low-level interrupt can be determined by reading the PIN register.

If the I-bit in SREG and the INT0 bit in GIMSK are set (one), the MCU will jump to the interrupt address \$001. For edge and logic change interrupts, this flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical “1” to it.

- **Bits 5..0 – Res: Reserved Bits**

These bits are reserved bits in the AT90S8535 and always read as zero.

## Timer/Counter Interrupt Mask Register – TIMSK

| Bit           | 7     | 6     | 5      | 4      | 3      | 2     | 1 | 0     |       |
|---------------|-------|-------|--------|--------|--------|-------|---|-------|-------|
| \$39 (\$59)   | OCIE2 | TOIE2 | TICIE1 | OCIE1A | OCIE1B | TOIE1 | – | TOIE0 | TIMSK |
| Read/Write    | R/W   | R/W   | R/W    | R/W    | R/W    | R/W   | R | R/W   |       |
| Initial Value | 0     | 0     | 0      | 0      | 0      | 0     | 0 | 0     |       |

- **Bit 7 – OCIE2: Timer/Counter2 Output Compare Match Interrupt Enable**

When the OCIE2 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter2 Compare Match interrupt is enabled. The corresponding interrupt (at vector \$003) is executed if a compare match in Timer/Counter2 occurs (i.e., when the OCF2 bit is set in the Timer/Counter Interrupt Flag Register [TIFR]).

- **Bit 6 – TOIE2: Timer/Counter2 Overflow Interrupt Enable**

When the TOIE2 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter2 Overflow interrupt is enabled. The corresponding interrupt (at vector \$004) is executed if an overflow in Timer/Counter2 occurs (i.e., when the TOV2 bit is set in the Timer/Counter Interrupt Flag Register [TIFR]).

• **Bit 5 – TICIE1: Timer/Counter1 Input Capture Interrupt Enable**

When the TICIE1 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Input Capture Event Interrupt is enabled. The corresponding interrupt (at vector \$005) is executed if a capture-triggering event occurs on pin 20, PD6 (ICP) (i.e., when the ICF1 bit is set in the Timer/Counter Interrupt Flag Register [TIFR]).

• **Bit 4 – OCIE1A: Timer/Counter1 Output CompareA Match Interrupt Enable**

When the OCIE1A bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 CompareA Match interrupt is enabled. The corresponding interrupt (at vector \$006) is executed if a CompareA match in Timer/Counter1 occurs (i.e., when the OCF1A bit is set in the Timer/Counter Interrupt Flag Register [TIFR]).

• **Bit 3 – OCIE1B: Timer/Counter1 Output CompareB Match Interrupt Enable**

When the OCIE1B bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 CompareB Match interrupt is enabled. The corresponding interrupt (at vector \$007) is executed if a CompareB match in Timer/Counter1 occurs (i.e., when the OCF1B bit is set in the Timer/Counter Interrupt Flag Register [TIFR]).

• **Bit 2 – TOIE1: Timer/Counter1 Overflow Interrupt Enable**

When the TOIE1 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Overflow Interrupt is enabled. The corresponding interrupt (at vector \$008) is executed if an overflow in Timer/Counter1 occurs (i.e., when the TOV1 bit is set in the Timer/Counter Interrupt Flag Register [TIFR]).

• **Bit 1 – Res: Reserved Bit**

This bit is a reserved bit in the AT90S8535 and always reads zero.

• **Bit 0 – TOIE0: Timer/Counter0 Overflow Interrupt Enable**

When the TOIE0 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter0 Overflow Interrupt is enabled. The corresponding interrupt (at vector \$009) is executed if an overflow in Timer/Counter0 occurs (i.e., when the TOV0 bit is set in the Timer/Counter Interrupt Flag Register [TIFR]).

**Timer/Counter Interrupt Flag Register – TIFR**

| Bit           | 7    | 6    | 5    | 4     | 3     | 2    | 1 | 0    |      |
|---------------|------|------|------|-------|-------|------|---|------|------|
| \$38 (\$58)   | OCF2 | TOV2 | ICF1 | OCF1A | OCF1B | TOV1 | – | TOV0 | TIFR |
| Read/Write    | R/W  | R/W  | R/W  | R/W   | R/W   | R/W  | R | R/W  |      |
| Initial Value | 0    | 0    | 0    | 0     | 0     | 0    | 0 | 0    |      |

• **Bit 7 – OCF2: Output Compare Flag 2**

The OCF2 bit is set (one) when compare match occurs between the Timer/Counter2 and the data in OCR2 (Output Compare Register2). OCF2 is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, OCF2 is cleared by writing a logical “1” to the flag. When the I-bit in SREG and OCIE2 (Timer/Counter2 Compare Match Interrupt Enable) and the OCF2 are set (one), the Timer/Counter2 Compare Match Interrupt is executed.

• **Bit 6 – TOV2: Timer/Counter2 Overflow Flag**

The TOV2 bit is set (one) when an overflow occurs in Timer/Counter2. TOV2 is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, TOV2 is cleared by writing a logical “1” to the flag. When the SREG I-bit and TOIE2 (Timer/Counter2 Overflow Interrupt Enable) and TOV2 are set (one), the Timer/Counter2 Overflow Interrupt is executed. In up/down PWM mode, this bit is set when Timer/Counter1 advances from \$0000.

**Table 8.** Interrupt 1 Sense Control

| ISC11 | ISC10 | Description                                              |
|-------|-------|----------------------------------------------------------|
| 0     | 0     | The low level of INT1 generates an interrupt request.    |
| 0     | 1     | Reserved                                                 |
| 1     | 0     | The falling edge of INT1 generates an interrupt request. |
| 1     | 1     | The rising edge of INT1 generates an interrupt request.  |

The value on the INT pin is sampled before detecting edges. If edge interrupt is selected, pulses that last longer than one CPU clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low-level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt. If enabled, a level-triggered interrupt will generate an interrupt request as long as the pin is held low.

• **Bit 1, 0 – ISC01, ISC00: Interrupt Sense Control 0 Bits 1 and 0**

The External Interrupt 0 is activated by the external pin INT0 if the SREG I-flag and the corresponding interrupt mask is set. The level and edges on the external INT0 pin that activate the interrupt are defined in Table 9.

**Table 9.** Interrupt 0 Sense Control

| ISC01 | ISC00 | Description                                              |
|-------|-------|----------------------------------------------------------|
| 0     | 0     | The low level of INT0 generates an interrupt request.    |
| 0     | 1     | Reserved                                                 |
| 1     | 0     | The falling edge of INT0 generates an interrupt request. |
| 1     | 1     | The rising edge of INT0 generates an interrupt request.  |

The value on the INT pin is sampled before detecting edges. If edge interrupt is selected, pulses that last longer than one CPU clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low-level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt. If enabled, a level-triggered interrupt will generate an interrupt request as long as the pin is held low.

## Sleep Modes

To enter any of the three sleep modes, the SE bit in MCUCR must be set (one) and a SLEEP instruction must be executed. The SM0 and SM1 bits in the MCUCR register select which sleep mode (Idle, Power-down or Power Save) will be activated by the SLEEP instruction. See Table 7.

If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up, executes the interrupt routine and resumes execution from the instruction following SLEEP. The contents of the register file, SRAM and I/O memory are unaltered. If a reset occurs during Sleep Mode, the MCU wakes up and executes from the Reset vector.

### Idle Mode


When the SM1/SM0 bits are set to 00, the SLEEP instruction makes the MCU enter the Idle Mode, stopping the CPU but allowing SPI, UARTs, Analog Comparator, ADC, Timer/Counters, Watchdog and the interrupt system to continue operating. This enables the MCU to wake up from external triggered interrupts as well as internal ones like the Timer Overflow and UART Receive Complete interrupts. If wake-up from the Analog

the counter on compareA match and actions on the Output Compare pins on both compare matches.

Timer/Counter1 can also be used as an 8-, 9- or 10-bit Pulse Width Modulator. In this mode the counter and the OCR1A/OCR1B registers serve as a dual glitch-free stand-alone PWM with centered pulses. Refer to page 40 for a detailed description of this function.

The Input Capture function of Timer/Counter1 provides a capture of the Timer/Counter1 contents to the Input Capture Register (ICR1), triggered by an external event on the Input Capture Pin (ICP). The actual capture event settings are defined by the Timer/Counter1 Control Register (TCCR1B). In addition, the Analog Comparator can be set to trigger the input capture. Refer to “Analog Comparator” on page 66 for details on this. The ICP pin logic is shown in Figure 32.

**Figure 32. ICP Pin Schematic Diagram**



If the Noise Canceler function is enabled, the actual trigger condition for the capture event is monitored over four samples and all four must be equal to activate the capture flag. The input pin signal is sampled at XTAL clock frequency.

## Timer/Counter1 Control Register A – TCCR1A

| Bit           | 7      | 6      | 5      | 4      | 3 | 2 | 1     | 0     |        |
|---------------|--------|--------|--------|--------|---|---|-------|-------|--------|
| \$2F (\$4F)   | COM1A1 | COM1A0 | COM1B1 | COM1B0 | – | – | PWM11 | PWM10 | TCCR1A |
| Read/Write    | R/W    | R/W    | R/W    | R/W    | R | R | R/W   | R/W   |        |
| Initial Value | 0      | 0      | 0      | 0      | 0 | 0 | 0     | 0     |        |

### • Bits 7, 6 – COM1A1, COM1A0: Compare Output Mode1A, Bits 1 and 0

The COM1A1 and COM1A0 control bits determine any output pin action following a compare match in Timer/Counter1. Any output pin actions affect pin OC1A (Output CompareA pin 1). This is an alternative function to an I/O port and the corresponding direction control bit must be set (one) to control an output pin. The control configuration is shown in Table 11.

### • Bits 5, 4 – COM1B1, COM1B0: Compare Output Mode1B, Bits 1 and 0

The COM1B1 and COM1B0 control bits determine any output pin action following a compare match in Timer/Counter1. Any output pin actions affect pin OC1B (Output CompareB). This is an alternative function to an I/O port and the corresponding direction control bit must be set (one) to control an output pin. The control configuration is given in Table 11.

**Table 11.** Compare 1 Mode Select

| COM1X1 | COM1X0 | Description                                      |
|--------|--------|--------------------------------------------------|
| 0      | 0      | Timer/Counter1 disconnected from output pin OC1X |
| 0      | 1      | Toggle the OC1X output line.                     |
| 1      | 0      | Clear the OC1X output line (to zero).            |
| 1      | 1      | Set the OC1X output line (to one).               |

Note: X = A or B.

In PWM mode, these bits have a different function. Refer to Table 15 for a detailed description. When changing the COM1X1/COM1X0 bits, Output Compare Interrupt 1 must be disabled by clearing their Interrupt Enable bits in the TIMSK Register. Otherwise an interrupt can occur when the bits are changed.

- **Bits 3..2 – Res: Reserved Bits**

These bits are reserved bits in the AT90S8535 and always read zero.

- **Bits 1..0 – PWM11, PWM10: Pulse Width Modulator Select Bits**

These bits select PWM operation of Timer/Counter1 as specified in Table 12. This mode is described on page 40.

**Table 12.** PWM Mode Select

| PWM11 | PWM10 | Description                                 |
|-------|-------|---------------------------------------------|
| 0     | 0     | PWM operation of Timer/Counter1 is disabled |
| 0     | 1     | Timer/Counter1 is an 8-bit PWM              |
| 1     | 0     | Timer/Counter1 is a 9-bit PWM               |
| 1     | 1     | Timer/Counter1 is a 10-bit PWM              |

## Timer/Counter1 Control Register B – TCCR1B

| Bit           | 7     | 6     | 5 | 4 | 3    | 2    | 1    | 0    |        |
|---------------|-------|-------|---|---|------|------|------|------|--------|
| \$2E (\$4E)   | ICNC1 | ICES1 | – | – | CTC1 | CS12 | CS11 | CS10 | TCCR1B |
| Read/Write    | R/W   | R/W   | R | R | R/W  | R/W  | R/W  | R/W  |        |
| Initial Value | 0     | 0     | 0 | 0 | 0    | 0    | 0    | 0    |        |

- **Bit 7 – ICNC1: Input Capture1 Noise Canceler (4 CKs)**

When the ICNC1 bit is cleared (zero), the Input Capture Trigger Noise Canceler function is disabled. The input capture is triggered at the first rising/falling edge sampled on the ICP (input capture pin) as specified. When the ICNC1 bit is set (one), four successive samples are measured on the ICP (input capture pin), and all samples must be high/low according to the input capture trigger specification in the ICES1 bit. The actual sampling frequency is XTAL clock frequency.

- **Bit 6 – ICES1: Input Capture1 Edge Select**

While the ICES1 bit is cleared (zero), the Timer/Counter1 contents are transferred to the Input Capture Register (ICR1) on the falling edge of the input capture pin (ICP). While the ICES1 bit is set (one), the Timer/Counter1 contents are transferred to the Input Capture Register (ICR1) on the rising edge of the input capture pin (ICP).

- **Bits 5, 4 – Res: Reserved Bits**

These bits are reserved bits in the AT90S8535 and always read zero.

When the prescaler is set to divide by 8, the timer will count like this:

... | C-2, C-2, C-2, C-2, C-2, C-2, C-2, C-2 | C-1, C-1, C-1, C-1, C-1, C-1, C-1, C-1 | C, 0, 0, 0, 0, 0, 0, 0 | 1, 1, 1,...

In PWM mode, this bit has no effect.

• **Bits 2, 1, 0 – CS22, CS21, CS20: Clock Select Bits 2, 1 and 0**

The Clock Select bits 2,1 and 0 define the prescaling source of Timer/Counter2.

**Table 18.** Timer/Counter2 Prescale Select

| CS22 | CS21 | CS20 | Description                |
|------|------|------|----------------------------|
| 0    | 0    | 0    | Timer/Counter2 is stopped. |
| 0    | 0    | 1    | PCK2                       |
| 0    | 1    | 0    | PCK2/ 8                    |
| 0    | 1    | 1    | PCK2/ 32                   |
| 1    | 0    | 0    | PCK2/ 64                   |
| 1    | 0    | 1    | PCK2/128                   |
| 1    | 1    | 0    | PCK2/256                   |
| 1    | 1    | 1    | PCK2/1024                  |

The Stop condition provides a Timer Enable/Disable function. The prescaled CK modes are scaled directly from the CK oscillator clock.

## Timer/Counter2 – TCNT2

|               |            |     |     |     |     |     |     |            |       |
|---------------|------------|-----|-----|-----|-----|-----|-----|------------|-------|
| Bit           | 7          | 6   | 5   | 4   | 3   | 2   | 1   | 0          |       |
| \$24 (\$44)   | <b>MSB</b> |     |     |     |     |     |     | <b>LSB</b> | TCNT2 |
| Read/Write    | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W        |       |
| Initial Value | 0          | 0   | 0   | 0   | 0   | 0   | 0   | 0          |       |

This 8-bit register contains the value of Timer/Counter2.

Timer/Counter2 is realized as an up or up/down (in PWM mode) counter with read and write access. If the Timer/Counter2 is written to and a clock source is selected, it continues counting in the timer clock cycle following the write operation.

## Timer/Counter2 Output Compare Register – OCR2

|               |            |     |     |     |     |     |     |            |      |
|---------------|------------|-----|-----|-----|-----|-----|-----|------------|------|
| Bit           | 7          | 6   | 5   | 4   | 3   | 2   | 1   | 0          |      |
| \$23 (\$43)   | <b>MSB</b> |     |     |     |     |     |     | <b>LSB</b> | OCR2 |
| Read/Write    | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W        |      |
| Initial Value | 0          | 0   | 0   | 0   | 0   | 0   | 0   | 0          |      |

The Output Compare Register is an 8-bit read/write register.

The Timer/Counter Output Compare Register contains the data to be continuously compared with Timer/Counter2. Actions on compare matches are specified in TCCR2. A compare match only occurs if Timer/Counter2 counts to the OCR2 value. A software write that sets TCNT2 and OCR2 to the same value does not generate a compare match.

A compare match will set the compare interrupt flag in the CPU clock cycle following the compare event.

1. In the same operation, write a logical “1” to WDTOE and WDE. A logical “1” must be written to WDE even though it is set to “1” before the disable operation starts.
2. Within the next four clock cycles, write a logical “0” to WDE. This disables the Watchdog.

• **Bits 2..0 – WDP2, WDP1, WDP0: Watchdog Timer Prescaler 2, 1 and 0**

The WDP2, WDP1 and WDP0 bits determine the Watchdog Timer prescaling when the Watchdog Timer is enabled. The different prescaling values and their corresponding time-out periods are shown in Table 21.

**Table 21.** Watchdog Timer Prescale Select

| WDP2 | WDP1 | WDP0 | Number of WDT Oscillator Cycles | Typical Time-out at $V_{CC} = 3.0V$ | Typical Time-out at $V_{CC} = 5.0V$ |
|------|------|------|---------------------------------|-------------------------------------|-------------------------------------|
| 0    | 0    | 0    | 16K cycles                      | 47 ms                               | 15 ms                               |
| 0    | 0    | 1    | 32K cycles                      | 94 ms                               | 30 ms                               |
| 0    | 1    | 0    | 64K cycles                      | 0.19 s                              | 60 ms                               |
| 0    | 1    | 1    | 128K cycles                     | 0.38 s                              | 0.12 s                              |
| 1    | 0    | 0    | 256K cycles                     | 0.75 s                              | 0.24 s                              |
| 1    | 0    | 1    | 512K cycles                     | 1.5 s                               | 0.49 s                              |
| 1    | 1    | 0    | 1,024K cycles                   | 3.0 s                               | 0.97 s                              |
| 1    | 1    | 1    | 2,048K cycles                   | 6.0 s                               | 1.9 s                               |

Note: The frequency of the Watchdog oscillator is voltage-dependent as shown in the Electrical Characteristics section.


The WDR (Watchdog Reset) instruction should always be executed before the Watchdog Timer is enabled. This ensures that the reset period will be in accordance with the Watchdog Timer prescale settings. If the Watchdog Timer is enabled without reset, the Watchdog Timer may not start to count from zero.

To avoid unintentional MCU resets, the Watchdog Timer should be disabled or reset before changing the Watchdog Timer Prescale Select.

1 denote the first zero-sample. Following the 1-to-0 transition, the receiver samples the RXD pin at samples 8, 9 and 10. If two or more of these three samples are found to be logical “1”s, the start bit is rejected as a noise spike and the receiver starts looking for the next 1-to-0 transition.

If however, a valid start bit is detected, sampling of the data bits following the start bit is performed. These bits are also sampled at samples 8, 9 and 10. The logical value found in at least two of the three samples is taken as the bit value. All bits are shifted into the Transmitter Shift register as they are sampled. Sampling of an incoming character is shown in Figure 43.

**Figure 43.** Sampling Received Data



When the stop bit enters the receiver, the majority of the three samples must be one to accept the stop bit. If two or more samples are logical “0”s, the Framing Error (FE) flag in the UART Status Register (USR) is set. Before reading the UDR register, the user should always check the FE bit to detect framing errors.

Whether or not a valid stop bit is detected at the end of a character reception cycle, the data is transferred to UDR and the RXC flag in USR is set. UDR is in fact two physically separate registers, one for transmitted data and one for received data. When UDR is read, the Receive Data register is accessed and when UDR is written, the Transmit Data register is accessed. If 9-bit data word is selected (the CHR9 bit in the UART Control Register, UCR is set), the RXB8 bit in UCR is loaded with bit 9 in the Transmit Shift register when data is transferred to UDR.

If, after having received a character, the UDR register has not been read since the last receive, the OverRun (OR) flag in UCR is set. This means that the last data byte shifted into the shift register could not be transferred to UDR and has been lost. The OR bit is buffered and is updated when the valid data byte in UDR is read. Thus, the user should always check the OR bit after reading the UDR register in order to detect any overruns if the baud rate is high or CPU load is high.

When the RXEN bit in the UCR register is cleared (zero), the receiver is disabled. This means that the PD0 pin can be used as a general I/O pin. When RXEN is set, the UART Receiver will be connected to PD0, which is forced to be an input pin regardless of the setting of the DDD0 bit in DDRD. When PD0 is forced to input by the UART, the PORTD0 bit can still be used to control the pull-up resistor on the pin.

When the CHR9 bit in the UCR register is set, transmitted and received characters are 9 bits long, plus start and stop bits. The ninth data bit to be transmitted is the TXB8 bit in UCR register. This bit must be set to the wanted value before a transmission is initiated by writing to the UDR register. The ninth data bit received is the RXB8 bit in the UCR register.

## Baud Rate Generator

The baud rate generator is a frequency divider which generates baud rates according to the following equation:

$$\text{BAUD} = \frac{f_{\text{CK}}}{16(\text{UBRR} + 1)}$$

- BAUD = Baud rate
- $f_{\text{CK}}$  = Crystal clock frequency
- UBRR = Contents of the UART Baud Rate register, UBRR (0 - 255)

For standard crystal frequencies, the most commonly used baud rates can be generated by using the UBRR settings in Table 24. UBRR values that yield an actual baud rate differing less than 2% from the target baud rate are boldface in the table. However, using baud rates that have more than 1% error is not recommended. High error ratings give less noise resistance.

**Table 24.** UBRR Settings at Various Crystal Frequencies (Examples)

| Baud Rate | 1 MHz    | %Error | 1.8432 MHz | %Error | 2 MHz    | %Error | 2.4576 MHz | %Error |
|-----------|----------|--------|------------|--------|----------|--------|------------|--------|
| 2400      | UBRR= 25 | 0.2    | UBRR= 47   | 0.0    | UBRR= 51 | 0.2    | UBRR= 63   | 0.0    |
| 4800      | UBRR= 12 | 0.2    | UBRR= 23   | 0.0    | UBRR= 25 | 0.2    | UBRR= 31   | 0.0    |
| 9600      | UBRR= 6  | 7.5    | UBRR= 11   | 0.0    | UBRR= 12 | 0.2    | UBRR= 15   | 0.0    |
| 14400     | UBRR= 3  | 7.8    | UBRR= 7    | 0.0    | UBRR= 8  | 3.7    | UBRR= 10   | 3.1    |
| 19200     | UBRR= 2  | 7.8    | UBRR= 5    | 0.0    | UBRR= 6  | 7.5    | UBRR= 7    | 0.0    |
| 28800     | UBRR= 1  | 7.8    | UBRR= 3    | 0.0    | UBRR= 3  | 7.8    | UBRR= 4    | 6.3    |
| 38400     | UBRR= 1  | 22.9   | UBRR= 2    | 0.0    | UBRR= 2  | 7.8    | UBRR= 3    | 0.0    |
| 57600     | UBRR= 0  | 7.8    | UBRR= 1    | 0.0    | UBRR= 1  | 7.8    | UBRR= 2    | 12.5   |
| 76800     | UBRR= 0  | 22.9   | UBRR= 1    | 33.3   | UBRR= 1  | 22.9   | UBRR= 1    | 0.0    |
| 115200    | UBRR= 0  | 84.3   | UBRR= 0    | 0.0    | UBRR= 0  | 7.8    | UBRR= 0    | 25.0   |

| Baud Rate | 3.2768 MHz | %Error | 3.6864 MHz | %Error | 4 MHz     | %Error | 4.608 MHz | %Error |
|-----------|------------|--------|------------|--------|-----------|--------|-----------|--------|
| 2400      | UBRR= 84   | 0.4    | UBRR= 95   | 0.0    | UBRR= 103 | 0.2    | UBRR= 119 | 0.0    |
| 4800      | UBRR= 42   | 0.8    | UBRR= 47   | 0.0    | UBRR= 51  | 0.2    | UBRR= 59  | 0.0    |
| 9600      | UBRR= 20   | 1.6    | UBRR= 23   | 0.0    | UBRR= 25  | 0.2    | UBRR= 29  | 0.0    |
| 14400     | UBRR= 13   | 1.6    | UBRR= 15   | 0.0    | UBRR= 16  | 2.1    | UBRR= 19  | 0.0    |
| 19200     | UBRR= 10   | 3.1    | UBRR= 11   | 0.0    | UBRR= 12  | 0.2    | UBRR= 14  | 0.0    |
| 28800     | UBRR= 6    | 1.6    | UBRR= 7    | 0.0    | UBRR= 8   | 3.7    | UBRR= 9   | 0.0    |
| 38400     | UBRR= 4    | 6.3    | UBRR= 5    | 0.0    | UBRR= 6   | 7.5    | UBRR= 7   | 6.7    |
| 57600     | UBRR= 3    | 12.5   | UBRR= 3    | 0.0    | UBRR= 3   | 7.8    | UBRR= 4   | 0.0    |
| 76800     | UBRR= 2    | 12.5   | UBRR= 2    | 0.0    | UBRR= 2   | 7.8    | UBRR= 3   | 6.7    |
| 115200    | UBRR= 1    | 12.5   | UBRR= 1    | 0.0    | UBRR= 1   | 7.8    | UBRR= 2   | 20.0   |

| Baud Rate | 7.3728 MHz | %Error | 8 MHz     | %Error | 9.216 MHz | %Error | 11.059 MHz | %Error |
|-----------|------------|--------|-----------|--------|-----------|--------|------------|--------|
| 2400      | UBRR= 191  | 0.0    | UBRR= 207 | 0.2    | UBRR= 239 | 0.0    | UBRR= 287  | -      |
| 4800      | UBRR= 95   | 0.0    | UBRR= 103 | 0.2    | UBRR= 119 | 0.0    | UBRR= 143  | 0.0    |
| 9600      | UBRR= 47   | 0.0    | UBRR= 51  | 0.2    | UBRR= 59  | 0.0    | UBRR= 71   | 0.0    |
| 14400     | UBRR= 31   | 0.0    | UBRR= 34  | 0.8    | UBRR= 39  | 0.0    | UBRR= 47   | 0.0    |
| 19200     | UBRR= 23   | 0.0    | UBRR= 25  | 0.2    | UBRR= 29  | 0.0    | UBRR= 35   | 0.0    |
| 28800     | UBRR= 15   | 0.0    | UBRR= 16  | 2.1    | UBRR= 19  | 0.0    | UBRR= 23   | 0.0    |
| 38400     | UBRR= 11   | 0.0    | UBRR= 12  | 0.2    | UBRR= 14  | 0.0    | UBRR= 17   | 0.0    |
| 57600     | UBRR= 7    | 0.0    | UBRR= 8   | 3.7    | UBRR= 9   | 0.0    | UBRR= 11   | 0.0    |
| 76800     | UBRR= 5    | 0.0    | UBRR= 6   | 7.5    | UBRR= 7   | 6.7    | UBRR= 8    | 0.0    |
| 115200    | UBRR= 3    | 0.0    | UBRR= 3   | 7.8    | UBRR= 4   | 0.0    | UBRR= 5    | 0.0    |

Note: Maximum baud rate to each frequency.

ADSC will read as one as long as a conversion is in progress. When the conversion is complete, it returns to zero. When an extended conversion precedes a real conversion, ADSC will stay high until the real conversion completes. Writing a “0” to this bit has no effect.

• **Bit 5 – ADFR: ADC Free Running Select**

When this bit is set (one), the ADC operates in Free Running Mode. In this mode, the ADC samples and updates the data registers continuously. Clearing this bit (zero) will terminate Free Running Mode.

• **Bit 4 – ADIF: ADC Interrupt Flag**

This bit is set (one) when an ADC conversion completes and the data registers are updated. The ADC Conversion Complete interrupt is executed if the ADIE bit and the I-bit in SREG are set (one). ADIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ADIF is cleared by writing a logical “1” to the flag. Beware that if doing a read-modify-write on ADCSR, a pending interrupt can be disabled. This also applies if the SBI and CBI instructions are used.

• **Bit 3 – ADIE: ADC Interrupt Enable**

When this bit is set (one) and the I-bit in SREG is set (one), the ADC Conversion Complete interrupt is activated.

• **Bits 2..0 – ADPS2..ADPS0: ADC Prescaler Select Bits**

These bits determine the division factor between the XTAL frequency and the input clock to the ADC.

**Table 28.** ADC Prescaler Selections

| ADPS2 | ADPS1 | ADPS0 | Division Factor |
|-------|-------|-------|-----------------|
| 0     | 0     | 0     | 2               |
| 0     | 0     | 1     | 2               |
| 0     | 1     | 0     | 4               |
| 0     | 1     | 1     | 8               |
| 1     | 0     | 0     | 16              |
| 1     | 0     | 1     | 32              |
| 1     | 1     | 0     | 64              |
| 1     | 1     | 1     | 128             |

**ADC Data Register – ADCL  
AND ADCH**

| Bit           | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    |      |
|---------------|------|------|------|------|------|------|------|------|------|
| \$05 (\$25)   | –    | –    | –    | –    | –    | –    | ADC9 | ADC8 | ADCH |
| \$04 (\$24)   | ADC7 | ADC6 | ADC5 | ADC4 | ADC3 | ADC2 | ADC1 | ADC0 | ADCL |
|               | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |      |
| Read/Write    | R    | R    | R    | R    | R    | R    | R    | R    |      |
|               | R    | R    | R    | R    | R    | R    | R    | R    |      |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |
|               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |

When an ADC conversion is complete, the result is found in these two registers.

When ADCL is read, the ADC Data Register is not updated until ADCH is read. Consequently, it is essential that both registers are read and that ADCL is read before ADCH.

1. Set BS to “1”. This selects high data.
2. Give  $\overline{WR}$  a negative pulse. This starts programming of the data byte. RDY/ $\overline{BSY}$  goes low.
3. Wait until RDY/ $\overline{BSY}$  goes high to program the next byte.


(See Figure 69 for signal waveforms.)

The loaded command and address are retained in the device during programming. For efficient programming, the following should be considered:


- The command needs only be loaded once when writing or reading multiple memory locations.
- Address high byte needs only be loaded before programming a new 256-word page in the Flash.
- Skip writing the data value \$FF, that is, the contents of the entire Flash and EEPROM after a Chip Erase.

These considerations also apply to EEPROM programming and Flash, EEPROM and signature byte reading.

**Figure 68.** Programming the Flash Waveforms



**Figure 71.** Serial Programming and Verify



For the EEPROM, an auto-erase cycle is provided within the self-timed write instruction and there is no need to first execute the Chip Erase instruction. The Chip Erase instruction turns the content of every memory location in both the program and EEPROM arrays into \$FF.

The program and EEPROM memory arrays have separate address spaces: \$0000 to \$0FFF for program memory and \$0000 to \$01FF for EEPROM memory.

Either an external clock is supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The minimum low and high periods for the serial clock (SCK) input are defined as follows:

Low: > 2 XTAL1 clock cycles

High: > 2 XTAL1 clock cycles

## Serial Programming Algorithm

When writing serial data to the AT90S8535, data is clocked on the rising edge of SCK.

When reading data from the AT90S8535, data is clocked on the falling edge of SCK. See Figure 72, Figure 73 and Table 43 for timing details.

To program and verify the AT90SS8535 in the Serial Programming Mode, the following sequence is recommended (see 4-byte instruction formats in Table 42):

1. Power-up sequence:

Apply power between  $V_{CC}$  and GND while  $\overline{RESET}$  and SCK are set to "0". If a crystal is not connected across pins XTAL1 and XTAL2, apply a clock signal to the XTAL1 pin. In some systems, the programmer cannot guarantee that SCK is held low during power-up. In this case,  $\overline{RESET}$  must be given a positive pulse of at least two XTAL1 cycles duration after SCK has been set to "0".

2. Wait for at least 20 ms and enable serial programming by sending the Programming Enable serial instruction to the MOSI (PB5) pin.
3. The serial programming instructions will not work if the communication is out of synchronization. When in sync, the second byte (\$53) will echo back when issuing the third byte of the Programming Enable instruction. Whether the echo is correct or not, all four bytes of the instruction must be transmitted. If the \$53 did not echo back, give SCK a positive pulse and issue a new Programming Enable instruction. If the \$53 is not seen within 32 attempts, there is no functional device connected.

## DC Characteristics (Continued)


$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $V_{CC} = 2.7\text{V}$  to  $6.0\text{V}$  (unless otherwise noted)

| Symbol     | Parameter                              | Condition                                        | Min   | Typ            | Max  | Units |
|------------|----------------------------------------|--------------------------------------------------|-------|----------------|------|-------|
| $V_{ACIO}$ | Analog Comparator Input Offset Voltage | $V_{CC} = 5\text{V}$<br>$V_{in} = V_{CC}/2$      |       |                | 40.0 | mV    |
| $I_{ACLK}$ | Analog Comparator Input Leakage A      | $V_{CC} = 5\text{V}$<br>$V_{in} = V_{CC}/2$      | -50.0 |                | 50.0 | nA    |
| $t_{ACPD}$ | Analog Comparator Propagation Delay    | $V_{CC} = 2.7\text{V}$<br>$V_{CC} = 4.0\text{V}$ |       | 750.0<br>500.0 |      | ns    |

- Notes:
1. "Max" means the highest value where the pin is guaranteed to be read as low (logical "0").
  2. "Min" means the lowest value where the pin is guaranteed to be read as high (logical "1").
  3. Although each I/O port can sink more than the test conditions (20 mA at  $V_{CC} = 5\text{V}$ , 10 mA at  $V_{CC} = 3\text{V}$ ) under steady state conditions (non-transient), the following must be observed:  
PDIP Package:  
1] The sum of all  $I_{OL}$ , for all ports, should not exceed 200 mA.  
2] The sum of all  $I_{OL}$ , for port A0 - A7, should not exceed 100 mA.  
3] The sum of all  $I_{OL}$ , for ports B0 - B7, C0 - C7, D0 - D7 and XTAL2, should not exceed 100 mA.  
PLCC and TQFP Packages:  
1] The sum of all  $I_{OL}$ , for all ports, should not exceed 400 mA.  
2] The sum of all  $I_{OL}$ , for ports A0 - A7, should not exceed 100 mA.  
3] The sum of all  $I_{OL}$ , for ports B0 - B3, should not exceed 100 mA.  
4] The sum of all  $I_{OL}$ , for ports B4 - B7, should not exceed 100 mA.  
5] The sum of all  $I_{OL}$ , for ports C0 - C3, should not exceed 100 mA.  
6] The sum of all  $I_{OL}$ , for ports C4 - C7, should not exceed 100 mA.  
7] The sum of all  $I_{OL}$ , for ports D0 - D3 and XTAL2, should not exceed 100 mA.  
8] The sum of all  $I_{OL}$ , for ports D4 - D7, should not exceed 100 mA.  
If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition.
  4. Although each I/O port can source more than the test conditions (3 mA at  $V_{CC} = 5\text{V}$ , 1.5 mA at  $V_{CC} = 3\text{V}$ ) under steady state conditions (non-transient), the following must be observed:  
PDIP Package:  
1] The sum of all  $I_{OH}$ , for all ports, should not exceed 200 mA.  
2] The sum of all  $I_{OH}$ , for port A0 - A7, should not exceed 100 mA.  
3] The sum of all  $I_{OH}$ , for ports B0 - B7, C0 - C7, D0 - D7 and XTAL2, should not exceed 100 mA.  
PLCC and TQFP Packages:  
1] The sum of all  $I_{OH}$ , for all ports, should not exceed 400 mA.  
2] The sum of all  $I_{OH}$ , for ports A0 - A7, should not exceed 100 mA.  
3] The sum of all  $I_{OH}$ , for ports B0 - B3, should not exceed 100 mA.  
4] The sum of all  $I_{OH}$ , for ports B4 - B7, should not exceed 100 mA.  
5] The sum of all  $I_{OH}$ , for ports C0 - C3, should not exceed 100 mA.  
6] The sum of all  $I_{OH}$ , for ports C4 - C7, should not exceed 100 mA.  
7] The sum of all  $I_{OH}$ , for ports D0 - D3 and XTAL2, should not exceed 100 mA.  
8] The sum of all  $I_{OH}$ , for ports D4 - D7, should not exceed 100 mA.  
If  $I_{OH}$  exceeds the test condition,  $V_{OH}$  may exceed the related specification. Pins are not guaranteed to source current greater than the listed test condition.
  5. Minimum  $V_{CC}$  for power-down is 2V.

## External Clock Drive Waveforms


**Figure 74.** External Clock



**Table 46.** External Clock Drive


| Symbol       | Parameter            | $V_{CC} = 2.7V \text{ to } 6.0V$ |     | $V_{CC} = 4.0V \text{ to } 6.0V$ |     | Units   |
|--------------|----------------------|----------------------------------|-----|----------------------------------|-----|---------|
|              |                      | Min                              | Max | Min                              | Max |         |
| $1/t_{CLCL}$ | Oscillator Frequency | 0                                | 4   | 0                                | 8.0 | MHz     |
| $t_{CLCL}$   | Clock Period         | 250.0                            |     | 125.0                            |     | ns      |
| $t_{CHCX}$   | High Time            | 100.0                            |     | 50.0                             |     | ns      |
| $t_{CLCX}$   | Low Time             | 100.0                            |     | 50.0                             |     | ns      |
| $t_{CLCH}$   | Rise Time            |                                  | 1.6 |                                  | 0.5 | $\mu s$ |
| $t_{CHCL}$   | Fall Time            |                                  | 1.6 |                                  | 0.5 | $\mu s$ |

**Figure 82.** Analog Comparator Current vs.  $V_{CC}$



Note: Analog comparator offset voltage is measured as absolute offset.


**Figure 83.** Analog Comparator Offset Voltage vs. Common Mode Voltage



## Packaging Information

### 44A

44-lead, Thin (1.0mm) Plastic Quad Flat Package  
(TQFP), 10x10mm body, 2.0mm footprint, 0.8mm pitch.  
Dimension in Millimeters and (Inches)\*  
JEDEC STANDARD MS-026 ACB



\*Controlling dimension: millimeter

REV. A 04/11/2001