



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	60MHz
Connectivity	I ² C, Microwire, SPI, SSI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	45
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 14x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2146fbd64-151

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Single-chip 16-bit/32-bit microcontrollers

- Multiple serial interfaces including two UARTs (16C550), two Fast I²C-bus (400 kbit/s), SPI and SSP with buffering and variable data length capabilities.
- Vectored Interrupt Controller (VIC) with configurable priorities and vector addresses.
- Up to 45 of 5 V tolerant fast general purpose I/O pins in a tiny LQFP64 package.
- Up to 21 external interrupt pins available.
- 60 MHz maximum CPU clock available from programmable on-chip PLL with settling time of 100 μs.
- On-chip integrated oscillator operates with an external crystal from 1 MHz to 25 MHz.
- Power saving modes include Idle and Power-down.
- Individual enable/disable of peripheral functions as well as peripheral clock scaling for additional power optimization.
- Processor wake-up from Power-down mode via external interrupt or BOD.
- Single power supply chip with POR and BOD circuits:
 - CPU operating voltage range of 3.0 V to 3.6 V (3.3 V ± 10 %) with 5 V tolerant I/O pads.

3. Ordering information

Table 1.Ordering information

	-						
Type number	Package						
	Name	Description	Version				
LPC2141FBD64	LQFP64	plastic low profile quad flat package; 64 leads;	SOT314-2				
LPC2142FBD64		body $10 \times 10 \times 1.4 \text{ mm}$					
LPC2144FBD64	_						
LPC2146FBD64	_						
LPC2148FBD64	_						

3.1 Ordering options

Table 2.Ordering options

	• •					
Type number	Flash memory	RAM	Endpoint USB RAM	ADC (channels overall)	DAC	Temperature range
LPC2141FBD64	32 kB	8 kB	2 kB	1 (6 channels)	-	–40 °C to +85 °C
LPC2142FBD64	64 kB	16 kB	2 kB	1 (6 channels)	1	–40 °C to +85 °C
LPC2144FBD64	128 kB	16 kB	2 kB	2 (14 channels)	1	–40 °C to +85 °C
LPC2146FBD64	256 kB	32 kB + 8 kB shared with USB DMA ^[1]	2 kB	2 (14 channels)	1	–40 °C to +85 °C
LPC2148FBD64	512 kB	32 kB + 8 kB shared with USB DMA ^[1]	2 kB	2 (14 channels)	1	–40 °C to +85 °C

[1] While the USB DMA is the primary user of the additional 8 kB RAM, this RAM is also accessible at any time by the CPU as a general purpose RAM for data and code storage.

Single-chip 16-bit/32-bit microcontrollers

4. Block diagram



Single-chip 16-bit/32-bit microcontrollers

5. Pinning information

5.1 Pinning



Single-chip 16-bit/32-bit microcontrollers



Single-chip 16-bit/32-bit microcontrollers



Single-chip 16-bit/32-bit microcontrollers

5.2 Pin description

Table 3.	Pin descrip	otion		
Symbol		Pin	Туре	Description
P0.0 to P0.31			I/O	Port 0: Port 0 is a 32-bit I/O port with individual direction controls for each bit. Total of 31 pins of the Port 0 can be used as a general purpose bidirectional digital I/Os while P0.31 is output only pin. The operation of port 0 pins depends upon the pin function selected via the pin connect block.
				Pins P0.24, P0.26 and P0.27 are not available.
P0.0/TXD0	Image: NOTXD0/ 19 ^[1] I/O P0.0 — General purpose input/output digital pin (GI VM1 O TXD0 — Transmitter output for UART0.			
PWM1			0	TXD0 — Transmitter output for UART0.
			0	PWM1 — Pulse Width Modulator output 1.
P0.1/RXD0/ PWM3/EINT0	21 ^[2]	I/O	P0.1 — General purpose input/output digital pin (GPIO).	
		Ι	RXD0 — Receiver input for UART0.	
			0	PWM3 — Pulse Width Modulator output 3.
			Ι	EINT0 — External interrupt 0 input.
P0.2/SCL0)/	22 ^[3]	I/O	P0.2 — General purpose input/output digital pin (GPIO).
CAP0.0		I/O	SCL0 — I^2C0 clock input/output. Open-drain output (for I^2C -bus compliance).	
			1	CAP0.0 — Capture input for Timer 0, channel 0.
P0.3/SDAC)/	26 ^[3]	I/O	P0.3 — General purpose input/output digital pin (GPIO).
MAT0.0/EINT1	NT1		I/O	SDA0 — I ² C0 data input/output. Open-drain output (for I ² C-bus compliance).
			0	MAT0.0 — Match output for Timer 0, channel 0.
			I	EINT1 — External interrupt 1 input.
P0.4/SCK0)/	27 <u>^[4]</u>	I/O	P0.4 — General purpose input/output digital pin (GPIO).
CAP0.1/A	0.6		I/O	SCK0 — Serial clock for SPI0. SPI clock output from master or input to slave.
			I	CAP0.1 — Capture input for Timer 0, channel 1.
			Ι	AD0.6 — ADC 0, input 6.
P0.5/MISC	00/	29 <u>^[4]</u>	I/O	P0.5 — General purpose input/output digital pin (GPIO).
MAT0.1/AE	00.7		I/O	MISO0 — Master In Slave Out for SPI0. Data input to SPI master or data output from SPI slave.
			0	MAT0.1 — Match output for Timer 0, channel 1.
			Ι	AD0.7 — ADC 0, input 7.
P0.6/MOS	10/	30 <u>^[4]</u>	I/O	P0.6 — General purpose input/output digital pin (GPIO).
CAP0.2/AI	01.0		I/O	MOSI0 — Master Out Slave In for SPI0. Data output from SPI master or data input to SPI slave.
			I	CAP0.2 — Capture input for Timer 0, channel 2.
			I	AD1.0 — ADC 1, input 0. Available in LPC2144/46/48 only.
P0.7/SSEL	_0/	31 <u>[2]</u>	I/O	P0.7 — General purpose input/output digital pin (GPIO).
PWM2/EIN	112		Ι	SSEL0 — Slave Select for SPI0. Selects the SPI interface as a slave.
			0	PWM2 — Pulse Width Modulator output 2.
			Ι	EINT2 — External interrupt 2 input.

Single-chip 16-bit/32-bit microcontrollers

		lucu	
Symbol	Pin	Туре	Description
P0.8/TXD1/	33 <u>[4]</u>	I/O	P0.8 — General purpose input/output digital pin (GPIO).
PWM4/AD1.1		0	TXD1 — Transmitter output for UART1.
		0	PWM4 — Pulse Width Modulator output 4.
		I	AD1.1 — ADC 1, input 1. Available in LPC2144/46/48 only.
P0.9/RXD1/	34 <u>[2]</u>	I/O	P0.9 — General purpose input/output digital pin (GPIO).
PWM6/EINT3		I	RXD1 — Receiver input for UART1.
		0	PWM6 — Pulse Width Modulator output 6.
		I	EINT3 — External interrupt 3 input.
P0.10/RTS1/	35 <u>[4]</u>	I/O	P0.10 — General purpose input/output digital pin (GPIO).
CAP1.0/AD1.2	2	0	RTS1 — Request to Send output for UART1. LPC2144/46/48 only.
		I	CAP1.0 — Capture input for Timer 1, channel 0.
		I	AD1.2 — ADC 1, input 2. Available in LPC2144/46/48 only.
P0.11/CTS1/	37 <u>[3]</u>	I/O	P0.11 — General purpose input/output digital pin (GPIO).
CAP1.1/SCL1		Ι	CTS1 — Clear to Send input for UART1. Available in LPC2144/46/48 only.
		Ι	CAP1.1 — Capture input for Timer 1, channel 1.
		I/O	SCL1 — I ² C1 clock input/output. Open-drain output (for I ² C-bus compliance)
P0.12/DSR1/	38 <u>[4]</u>	I/O	P0.12 — General purpose input/output digital pin (GPIO).
MAT1.0/AD1.3	3	Ι	DSR1 — Data Set Ready input for UART1. Available in LPC2144/46/48 only.
		0	MAT1.0 — Match output for Timer 1, channel 0.
		Ι	AD1.3 — ADC 1 input 3. Available in LPC2144/46/48 only.
P0.13/DTR1/	39 <u>[4]</u>	I/O	P0.13 — General purpose input/output digital pin (GPIO).
MAT1.1/AD1.4	ļ	0	DTR1 — Data Terminal Ready output for UART1. LPC2144/46/48 only.
		0	MAT1.1 — Match output for Timer 1, channel 1.
		I	AD1.4 — ADC 1 input 4. Available in LPC2144/46/48 only.
P0.14/DCD1/	41 <u>[3]</u>	I/O	P0.14 — General purpose input/output digital pin (GPIO).
EINT1/SDA1		I	DCD1 — Data Carrier Detect input for UART1. LPC2144/46/48 only.
		I	EINT1 — External interrupt 1 input.
		I/O	SDA1 — I ² C1 data input/output. Open-drain output (for I ² C-bus compliance).
			Note: LOW on this pin while $\overrightarrow{\text{RESET}}$ is LOW forces on-chip boot loader to take over control of the part after reset.
P0.15/RI1/	45 <u>[4]</u>	I/O	P0.15 — General purpose input/output digital pin (GPIO).
EINT2/AD1.5		1	RI1 — Ring Indicator input for UART1. Available in LPC2144/46/48 only.
		Ι	EINT2 — External interrupt 2 input.
		I	AD1.5 — ADC 1, input 5. Available in LPC2144/46/48 only.

 Table 3.
 Pin description ...continued

LPC2141_42_44_46_48

Single-chip 16-bit/32-bit microcontrollers

Table 3. Pin des	criptioncor	ntinued				
Symbol	Pin	Туре	Description			
P0.16/EINT0/	46 <u>[2]</u>	I/O	P0.16 — General purpose input/output digital pin (GPIO).			
MAT0.2/CAP0.2		Ι	EINT0 — External interrupt 0 input.			
		0	MAT0.2 — Match output for Timer 0, channel 2.			
		I	CAP0.2 — Capture input for Timer 0, channel 2.			
P0.17/CAP1.2/ 47 ^[1]		I/O	P0.17 — General purpose input/output digital pin (GPIO).			
SCK1/MAT1.2		Ι	CAP1.2 — Capture input for Timer 1, channel 2.			
		I/O	SCK1 — Serial Clock for SSP. Clock output from master or input to slave.			
		0	MAT1.2 — Match output for Timer 1, channel 2.			
P0.18/CAP1.3/	53 <u>[1]</u>	I/O	P0.18 — General purpose input/output digital pin (GPIO).			
MISO1/MAT1.3		Ι	CAP1.3 — Capture input for Timer 1, channel 3.			
		I/O	MISO1 — Master In Slave Out for SSP. Data input to SPI master or data output from SSP slave.			
		0	MAT1.3 — Match output for Timer 1, channel 3.			
P0.19/MAT1.2/ 54[1]		I/O	P0.19 — General purpose input/output digital pin (GPIO).			
MOSI1/CAP1.2		0	MAT1.2 — Match output for Timer 1, channel 2.			
		I/O	MOSI1 — Master Out Slave In for SSP. Data output from SSP master or data input to SSP slave.			
		Ι	CAP1.2 — Capture input for Timer 1, channel 2.			
P0.20/MAT1.3/ SSEL1/EINT3	55 <u>[2]</u>	I/O	P0.20 — General purpose input/output digital pin (GPIO).			
		0	MAT1.3 — Match output for Timer 1, channel 3.			
		I	SSEL1 — Slave Select for SSP. Selects the SSP interface as a slave.			
		I	EINT3 — External interrupt 3 input.			
P0.21/PWM5/	1 <u>[4]</u>	I/O	P0.21 — General purpose input/output digital pin (GPIO).			
AD1.6/CAP1.3		0	PWM5 — Pulse Width Modulator output 5.			
		Ι	AD1.6 — ADC 1, input 6. Available in LPC2144/46/48 only.			
		Ι	CAP1.3 — Capture input for Timer 1, channel 3.			
P0.22/AD1.7/	2 <u>[4]</u>	I/O	P0.22 — General purpose input/output digital pin (GPIO).			
CAP0.0/MAT0.0		Ι	AD1.7 — ADC 1, input 7. Available in LPC2144/46/48 only.			
		Ι	CAP0.0 — Capture input for Timer 0, channel 0.			
		0	MAT0.0 — Match output for Timer 0, channel 0.			
P0.23/V _{BUS}	58 <u>[1]</u>	I/O	P0.23 — General purpose input/output digital pin (GPIO).			
		Ι	V _{BUS} — Indicates the presence of USB bus power.			
			Note: This signal must be HIGH for USB reset to occur.			
P0.25/AD0.4/	9 <u>[5]</u>	I/O	P0.25 — General purpose input/output digital pin (GPIO).			
AOUT		I	AD0.4 — ADC 0, input 4.			
		0	AOUT — DAC output. Available in LPC2142/44/46/48 only.			
P0.28/AD0.1/	13 <u>^[4]</u>	I/O	P0.28 — General purpose input/output digital pin (GPIO).			
CAP0.2/MAT0.2		I	AD0.1 — ADC 0, input 1.			
		I	CAP0.2 — Capture input for Timer 0, channel 2.			
		0	MAT0.2 — Match output for Timer 0, channel 2.			

LPC2141_42_44_46_48

Single-chip 16-bit/32-bit microcontrollers

Table 5. Fill d	escriptioncommue	u	
Symbol	Pin	Туре	Description
P1.23/ PIPESTAT2	36 <u>^[6]</u>	I/O	P1.23 — General purpose input/output digital pin (GPIO). Standard I/O port with internal pull-up.
		0	PIPESTAT2 — Pipeline Status, bit 2.
P1.24/ TRACECLK	32 <u>[6]</u>	I/O	P1.24 — General purpose input/output digital pin (GPIO). Standard I/O port with internal pull-up.
		0	TRACECLK — Trace Clock.
P1.25/EXTIN0	28 <u>^[6]</u>	I/O	P1.25 — General purpose input/output digital pin (GPIO). Standard I/O port with internal pull-up.
		1	EXTIN0 — External Trigger Input.
P1.26/RTCK	24 <u>^[6]</u>	I/O	P1.26 — General purpose input/output digital pin (GPIO).
		I/O	RTCK — Returned Test Clock output. Extra signal added to the JTAG port. Assists debugger synchronization when processor frequency varies. Bidirectional pin with internal pull-up.
			operate as Debug port after reset.
P1.27/TDO	64 <u>^[6]</u>	I/O	P1.27 — General purpose input/output digital pin (GPIO).
		0	TDO — Test Data out for JTAG interface.
P1.28/TDI	60 <u>[6]</u>	I/O	P1.28 — General purpose input/output digital pin (GPIO).
		I	TDI — Test Data in for JTAG interface.
P1.29/TCK	56 <u>[6]</u>	I/O	P1.29 — General purpose input/output digital pin (GPIO).
		I	TCK — Test Clock for JTAG interface. This clock must be slower than 1 ? ₆ of the CPU clock (CCLK) for the JTAG interface to operate.
P1.30/TMS	52 <u>[6]</u>	I/O	P1.30 — General purpose input/output digital pin (GPIO).
		1	TMS — Test Mode Select for JTAG interface.
P1.31/TRST	20 <u>^[6]</u>	I/O	P1.31 — General purpose input/output digital pin (GPIO).
		I	TRST — Test Reset for JTAG interface.
D+	10 <u>[7]</u>	I/O	USB bidirectional D+ line.
D-	11 <u>[7]</u>	I/O	USB bidirectional D- line.
RESET	57 <u>^[8]</u>	I	External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.
XTAL1	62 ^[9]	1	Input to the oscillator circuit and internal clock generator circuits.
XTAL2	61 <u>^[9]</u>	0	Output from the oscillator amplifier.
RTCX1	3 <u>[9][10]</u>	I	Input to the RTC oscillator circuit.
RTCX2	5 <u>[9][10]</u>	0	Output from the RTC oscillator circuit.
V _{SS}	6, 18, 25, 42, 50	I	Ground: 0 V reference.
V _{SSA}	59	I	Analog ground: 0 V reference. This should nominally be the same voltage as V _{SS} , but should be isolated to minimize noise and error.
V _{DD}	23, 43, 51	Ι	3.3 V power supply: This is the power supply voltage for the core and I/O ports.

Table 3. Pin description ...continued

Single-chip 16-bit/32-bit microcontrollers

	descriptioncom	linueu	
Symbol	Pin	Туре	Description
V _{DDA}	7	I	Analog 3.3 V power supply: This should be nominally the same voltage as V_{DD} but should be isolated to minimize noise and error. This voltage is only used to power the on-chip ADC(s) and DAC.
VREF	63	I	ADC reference voltage: This should be nominally less than or equal to the V_{DD} voltage but should be isolated to minimize noise and error. Level on this pin is used as a reference for ADC(s) and DAC.
VBAT	49	I	RTC power supply voltage: 3.3 V on this pin supplies the power to the RTC.

Table 3. Pin description ... continued

[1] 5 V tolerant pad (no built-in pull-up resistor) providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control.

[2] 5 V tolerant pad (no built-in pull-up resistor) providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. If configured for an input function, this pad utilizes built-in glitch filter that blocks pulses shorter than 3 ns.

[3] Open-drain 5 V tolerant digital I/O I²C-bus 400 kHz specification compatible pad. It requires external pull-up to provide an output functionality.

[4] 5 V tolerant pad (no built-in pull-up resistor) providing digital I/O (with TTL levels and hysteresis and 10 ns slew rate control) and analog input function. If configured for an input function, this pad utilizes built-in glitch filter that blocks pulses shorter than 3 ns. When configured as an ADC input, digital section of the pad is disabled.

[5] 5 V tolerant pad (no built-in pull-up resistor) providing digital I/O (with TTL levels and hysteresis and 10 ns slew rate control) and analog output function. When configured as the DAC output, digital section of the pad is disabled.

[6] 5 V tolerant pad with built-in pull-up resistor providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. The pull-up resistor's value typically ranges from 60 k Ω to 300 k Ω .

[7] Pad is designed in accordance with the Universal Serial Bus (USB) specification, revision 2.0 (Full-speed and Low-speed mode only).

[8] 5 V tolerant pad providing digital input (with TTL levels and hysteresis) function only.

[9] Pad provides special analog functionality.

[10] When unused, the RTCX1 pin can be grounded or left floating. For lowest power leave it floating. The other RTC pin, RTCX2, should be left floating.

LPC2141_42_44_46_48

All information provided in this document is subject to legal disclaimers.

6. Functional description

6.1 Architectural overview

The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed Complex Instruction Set Computers (CISC). This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM7TDMI-S processor also employs a unique architectural strategy known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue.

The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the ARM7TDMI-S processor has two instruction sets:

- The standard 32-bit ARM set.
- A 16-bit Thumb set.

The Thumb set's 16-bit instruction length allows it to approach twice the density of standard ARM code while retaining most of the ARM's performance advantage over a traditional 16-bit processor using 16-bit registers. This is possible because Thumb code operates on the same 32-bit register set as ARM code.

Thumb code is able to provide up to 65 % of the code size of ARM, and 160 % of the performance of an equivalent ARM processor connected to a 16-bit memory system.

The particular flash implementation in the LPC2141/42/44/46/48 allows for full speed execution also in ARM mode. It is recommended to program performance critical and short code sections (such as interrupt service routines and DSP algorithms) in ARM mode. The impact on the overall code size will be minimal but the speed can be increased by 30 % over Thumb mode.

6.2 On-chip flash program memory

The LPC2141/42/44/46/48 incorporate a 32 kB, 64 kB, 128 kB, 256 kB and 512 kB flash memory system respectively. This memory may be used for both code and data storage. Programming of the flash memory may be accomplished in several ways. It may be programmed In System via the serial port. The application program may also erase and/or program the flash while the application is running, allowing a great degree of flexibility for data storage field firmware upgrades, etc. Due to the architectural solution chosen for an on-chip boot loader, flash memory available for user's code on LPC2141/42/44/46/48 is 32 kB, 64 kB, 128 kB, 256 kB and 500 kB respectively.

The LPC2141/42/44/46/48 flash memory provides a minimum of 100000 erase/write cycles and 20 years of data-retention.

6.3 On-chip static RAM

On-chip static RAM may be used for code and/or data storage. The SRAM may be accessed as 8-bit, 16-bit, and 32-bit. The LPC2141, LPC2142/44 and LPC2146/48 provide 8 kB, 16 kB and 32 kB of static RAM respectively.

In case of LPC2146/48 only, an 8 kB SRAM block intended to be utilized mainly by the USB can also be used as a general purpose RAM for data storage and code storage and execution.

6.4 Memory map

The LPC2141/42/44/46/48 memory map incorporates several distinct regions, as shown in Figure 5.

In addition, the CPU interrupt vectors may be remapped to allow them to reside in either flash memory (the default) or on-chip static RAM. This is described in Section 6.19 "System control".



6.5 Interrupt controller

The Vectored Interrupt Controller (VIC) accepts all of the interrupt request inputs and categorizes them as Fast Interrupt reQuest (FIQ), vectored Interrupt ReQuest (IRQ), and non-vectored IRQ as defined by programmable settings. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted.

FIQ has the highest priority. If more than one request is assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ, because then the FIQ service routine does not need to branch into the interrupt service routine but can run from the interrupt vector location. If more than one request is assigned to the FIQ class, the FIQ service routine will read a word from the VIC that identifies which FIQ source(s) is (are) requesting an interrupt.

Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be assigned to this category. Any of the interrupt requests can be assigned to any of the 16 vectored IRQ slots, among which slot 0 has the highest priority and slot 15 has the lowest.

Non-vectored IRQs have the lowest priority.

The VIC combines the requests from all the vectored and non-vectored IRQs to produce the IRQ signal to the ARM processor. The IRQ service routine can start by reading a register from the VIC and jumping there. If any of the vectored IRQs are pending, the VIC provides the address of the highest-priority requesting IRQs service routine, otherwise it provides the address of a default routine that is shared by all the non-vectored IRQs. The default routine can read another VIC register to see what IRQs are active.

6.5.1 Interrupt sources

Each peripheral device has one interrupt line connected to the Vectored Interrupt Controller, but may have several internal interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on chip peripherals. Peripherals should be connected to the appropriate pins prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

The Pin Control Module with its pin select registers defines the functionality of the microcontroller in a given hardware environment.

After reset all pins of Port 0 and Port 1 are configured as input with the following exceptions: If debug is enabled, the JTAG pins will assume their JTAG functionality; if trace is enabled, the Trace pins will assume their trace functionality. The pins associated with the I²C0 and I²C1 interface are open drain.

6.7 Fast general purpose parallel I/O (GPIO)

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins.

LPC2141/42/44/46/48 introduce accelerated GPIO functions over prior LPC2000 devices:

- GPIO registers are relocated to the ARM local bus for the fastest possible I/O timing.
- Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
- All GPIO registers are byte addressable.
- Entire port value can be written in one instruction.

6.7.1 Features

- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- Direction control of individual bits.
- Separate control of output set and clear.
- All I/O default to inputs after reset.

6.8 10-bit ADC

The LPC2141/42 contain one and the LPC2144/46/48 contain two analog to digital converters. These converters are single 10-bit successive approximation analog to digital converters. While ADC0 has six channels, ADC1 has eight channels. Therefore, total number of available ADC inputs for LPC2141/42 is 6 and for LPC2144/46/48 is 14.

6.8.1 Features

- 10 bit successive approximation analog to digital converter.
- Measurement range of 0 V to VREF (2.5 V \leq VREF \leq V_{DDA}).
- Each converter capable of performing more than 400000 10-bit samples per second.
- Every analog input has a dedicated result register to reduce interrupt overhead.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition on input pin or timer match signal.
- Global Start command for both converters (LPC2142/44/46/48 only).

6.9 10-bit DAC

The DAC enables the LPC2141/42/44/46/48 to generate a variable analog output. The maximum DAC output voltage is the VREF voltage.

6.9.1 Features

- 10-bit DAC.
- Buffered output.
- Power-down mode available.

6.11.1 Features

- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Transmission FIFO control enables implementation of software (XON/XOFF) flow control on both UARTs.
- LPC2144/46/48 UART1 equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).

6.12 I²C-bus serial I/O controller

The LPC2141/42/44/46/48 each contain two I²C-bus controllers.

The I²C-bus is bidirectional, for inter-IC control using only two wires: a Serial Clock Line (SCL), and a Serial DAta line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver or a transmitter with the capability to both receive and send information (such as memory)). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C-bus is a multi-master bus, it can be controlled by more than one bus master connected to it.

The I²C-bus implemented in LPC2141/42/44/46/48 supports bit rates up to 400 kbit/s (Fast I²C-bus).

6.12.1 Features

- Compliant with standard I²C-bus interface.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.

6.13 SPI serial I/O controller

The LPC2141/42/44/46/48 each contain one SPI controller. The SPI is a full duplex serial interface, designed to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master.

9. Dynamic characteristics

Table 6. Dynamic characteristics of USB pins (full-speed)

 $C_L = 50 \text{ pF}; R_{pu} = 1.5 \text{ k}\Omega \text{ on } D+ \text{ to } V_{DD}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _r	rise time	10 % to 90 %	4	-	20	ns
t _f	fall time	10 % to 90 %	4	-	20	ns
t _{FRFM}	differential rise and fall time matching	(t _r /t _f)	90	-	110	%
V _{CRS}	output signal crossover voltage		1.3	-	2.0	V
t _{FEOPT}	source SE0 interval of EOP	see Figure 7	160	-	175	ns
t _{FDEOP}	source jitter for differential transition to SE0 transition	see Figure 7	-2	-	+5	ns
t _{JR1}	receiver jitter to next transition		-18.5	-	+18.5	ns
t _{JR2}	receiver jitter for paired transitions	10 % to 90 %	-9	-	+9	ns
t _{EOPR1}	EOP width at receiver	must reject as EOP; see <u>Figure 7</u>	<u>[1]</u> 40	-	-	ns
t _{EOPR2}	EOP width at receiver	must accept as EOP; see <u>Figure 7</u>	[1] 82	-	-	ns

[1] Characterized but not implemented as production test. Guaranteed by design.

Table 7. Dynamic characteristics

 $T_{amb} = -40$ °C to +85 °C for commercial applications, V_{DD} over specified ranges^[1]

Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
External clock						
f _{osc}	oscillator frequency		10	-	25	MHz
T _{cy(clk)}	clock cycle time		40	-	100	ns
t _{CHCX}	clock HIGH time		$T_{\text{cy(clk)}} \times 0.4$	-	-	ns
t _{CLCX}	clock LOW time		$T_{\text{cy(clk)}} \times 0.4$	-	-	ns
t _{CLCH}	clock rise time		-	-	5	ns
t _{CHCL}	clock fall time		-	-	5	ns
Port pins (excep	ot P0.2, P0.3, P0.11, and P0.14)					
t _{r(o)}	output rise time		-	10	-	ns
t _{f(0)}	output fall time		-	10	-	ns
I ² C-bus pins (P0	.2, P0.3, P0.11, and P0.14)					
t _{f(0)}	output fall time	V_{IH} to V_{IL}	$20 \textbf{+} 0.1 \times C_b \underline{^{[3]}}$	-	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[3] Bus capacitance C_b in pF, from 10 pF to 400 pF.

10. ADC electrical characteristics

Table 8. ADC static characteristics

 V_{DDA} = 2.5 V to 3.6 V; T_{amb} = -40 °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
VIA	analog input voltage			0	-	V _{DDA}	V
C _{ia}	analog input capacitance			-	-	1	pF
E _D	differential linearity error	V_{SSA} = 0 V, V_{DDA} = 3.3 V	[1][2]	-	-	±1	LSB
E _{L(adj)}	integral non-linearity	V_{SSA} = 0 V, V_{DDA} = 3.3 V	[3]	-	-	±2	LSB
Eo	offset error	V_{SSA} = 0 V, V_{DDA} = 3.3 V	[4]	-	-	±3	LSB
E _G	gain error	V_{SSA} = 0 V, V_{DDA} = 3.3 V	[5]	-	-	±0.5	%
ET	absolute error	V_{SSA} = 0 V, V_{DDA} = 3.3 V	[6]	-	-	±4	LSB
R _{vsi}	voltage source interface resistance		[7]	-	-	40	kΩ

[1] The ADC is monotonic, there are no missing codes.

[2] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 8.

[3] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See <u>Figure 8</u>.

[4] The offset error (E₀) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 8.

[5] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 8.

[6] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 8.

[7] See Figure 9.

LPC2141_42_44_46_48

Single-chip 16-bit/32-bit microcontrollers

13. Package outline



Fig 15. Package outline SOT314-2 (LQFP64)

All information provided in this document is subject to legal disclaimers.

LPC2141_42_44_46_48

15. Revision history

Table 14.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes				
LPC2141_42_44_46_48 v.5	20110812	Product data sheet	-	LPC2141_42_44_46_48 v.4				
Modifications:	• Table 3 "Pin of	description": Added Table r	note [10] to RTCX1	I and RTCX2 pins.				
	• Table 4 "Limi	ting values": Added parame	eter I _{sink} .					
	 <u>Table 5 "Stati</u> 0.5V_{DD} to 0.0 	<u>c characteristics"</u> , I ² C-bus)5V _{DD} .	pins: Changed typ	ical hysteresis voltage from				
	 <u>Table 5 "Stati</u> V_{i(XTAL1)}, V_{o(X} 	<u>c characteristics"</u> : Updatec _(TAL2) , V _{i(RTCX1)} , and V _{o(RTC}	I min, typical and r _{X2)} .	nax values for oscillator pins				
	 Table 5 "Stati 	c characteristics": Updated	l <u>Table note [15]</u> .					
	 Added <u>Section</u> 	Added Section 11 "DAC electrical characteristics".						
	 Added Section 	Added Section 12.2 "Crystal oscillator XTAL input and component selection".						
	 Added <u>Section</u> 	 Added Section 12.3 "RTC 32 kHz oscillator component selection". 						
	 Added <u>Section</u> 	on 12.4 "XTAL and RTCX P	Printed Circuit Boa	rd (PCB) layout guidelines".				
	 Updated Figure 	ure 8 "ADC characteristics"						
LPC2141_42_44_46_48 v.4	20081117	Product data sheet	-	LPC2141_42_44_46_48 v.3				
Modifications:	 Replaced all 	occurrences of VPB with A	PB.					
	Table 3: clari	fied which pins do/don't ha	ve internal pull-up	S.				
	Table 4: char	nged storage temperature r	ange from -40 °C	/125 °C to -65 °C/150 °C.				
	Table 5: adde	ed Table note 7 to input vol	tage spec.					
	 Table 5: mod 	ified Table note 9.						
	 Table 5: mov 	ed hysteresis voltage (0.4 '	V) from typ to min	column.				
	 Figure 8: upc 	lated figure and figure title,	removed note					
LPC2141_42_44_46_48 v.3	20071019	Product data sheet	-	LPC2141_42_44_46_48 v.2				
LPC2141_42_44_46_48 v.2	20060828	Product data sheet	-	LPC2141_42_44_46_48 v.1				
LPC2141_42_44_46_48 v.1	20051003	Preliminary data sheet	-	-				

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.