



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5602df1cll3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Package pinouts and signal descriptions

Table 5. Functional port pin descriptions (continued)

							Tition	Pin n	umber
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	64 LQFP	100 LQFP
PB[7]	PCR[23]	AF0 AF1 AF2 AF3	GPIO[23] ADC1_P[3]	SIUL — — — ADC	 - - -	I	Tristate	37	55
PB[8]	PCR[24]	AF0 AF1 AF2 AF3 —	GPIO[24] — — — ADC1_S[4] WKPU[25] ³	SIUL — — ADC WKPU		1	Tristate	30	39
PB[9]	PCR[25]	AF0 AF1 AF2 AF3 —	GPIO[25] — — — ADC1_S[5] WKPU[26] ³	SIUL — — — ADC WKPU	 - - - - -	I	Tristate	29	38
PB[10]	PCR[26]	AF0 AF1 AF2 AF3 —	GPIO[26] ADC1_S[6] WKPU[8] ³	SIUL ADC WKPU	I/O — — — I	J	Tristate	31	40
PB[11]	PCR[27]	AF0 AF1 AF2 AF3	GPIO[27] E0UC[3] — CS0_0 ADC1_S[12]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — I/O	J	Tristate	38	59
PB[12]	PCR[28]	AF0 AF1 AF2 AF3	GPIO[28] E0UC[4] — CS1_0 ADC1_X[0]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — O	J	Tristate	39	61
PB[13]	PCR[29]	AF0 AF1 AF2 AF3	GPIO[29] E0UC[5] — CS2_0 ADC1_X[1]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — O I	J	Tristate	40	63
PB[14]	PCR[30]	AF0 AF1 AF2 AF3	GPIO[30] E0UC[6] — CS3_0 ADC1_X[2]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — O I	J	Tristate	41	65



Package pinouts and signal descriptions

Table 5. Functional port pin descriptions (continued)

							Tation	Pin nı	umber
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	64 LQFP	100 LQFP
PD[8]	PCR[56]	AF0 AF1 AF2 AF3	GPIO[56] — — — — ADC1_P[12]	SIUL — — — ADC	 - - - -	I	Tristate	_	49
PD[9]	PCR[57]	AF0 AF1 AF2 AF3	GPIO[57] ADC1_P[13]	SIUL — — — ADC	 - - - 	I	Tristate	_	56
PD[10]	PCR[58]	AF0 AF1 AF2 AF3	GPIO[58] — — — — ADC1_P[14]	SIUL — — — ADC	 - - - 	I	Tristate	_	57
PD[11]	PCR[59]	AF0 AF1 AF2 AF3	GPIO[59] ADC1_P[15]	SIUL — — — ADC	 - - - 	I	Tristate	_	58
PD[12]	PCR[60]	AF0 AF1 AF2 AF3	GPIO[60] CS5_0 E0UC[24] — ADC1_S[8]	SIUL DSPI_0 eMIOS_0 — ADC	I/O O I/O —	J	Tristate	_	60
PD[13]	PCR[61]	AF0 AF1 AF2 AF3	GPIO[61] CS0_1 E0UC[25] — ADC1_S[9]	SIUL DSPI_1 eMIOS_0 — ADC	I/O I/O I/O —	J	Tristate	_	62
PD[14]	PCR[62]	AF0 AF1 AF2 AF3	GPIO[62] CS1_1 E0UC[26] — ADC1_S[10]	SIUL DSPI_1 eMIOS_0 — ADC	I/O O I/O — I	J	Tristate	_	64
PD[15]	PCR[63]	AF0 AF1 AF2 AF3	GPIO[63] CS2_1 E0UC[27] — ADC1_S[11]	SIUL DSPI_1 eMIOS_0 — ADC	I/O O I/O — I	J	Tristate	_	66
		<u> </u>		Port	E				






Table 5. Functional port pin descriptions (continued)

							T ation	Pin nı	umber
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	64 LQFP	100 LQFP
PE[0]	PCR[64]	AF0 AF1 AF2 AF3	GPIO[64] E0UC[16] — — WKPU[6] ³	SIUL eMIOS_0 — — WKPU	I/O I/O — — I	S	Tristate	_	6
PE[1]	PCR[65]	AF0 AF1 AF2 AF3	GPIO[65] E0UC[17] — —	SIUL eMIOS_0 —	I/O I/O —	М	Tristate	_	8
PE[2]	PCR[66]	AF0 AF1 AF2 AF3 —	GPIO[66] E0UC[18] — — EIRQ[21] SIN_1	SIUL eMIOS_0 SIUL DSPI_1	I/O I/O — — I	M	Tristate	_	89
PE[3]	PCR[67]	AF0 AF1 AF2 AF3	GPIO[67] E0UC[19] SOUT_1 —	SIUL eMIOS_0 DSPI_1 —	I/O I/O O	M	Tristate	_	90
PE[4]	PCR[68]	AF0 AF1 AF2 AF3	GPIO[68] E0UC[20] SCK_1 — EIRQ[9]	SIUL eMIOS_0 DSPI_1 — SIUL	I/O I/O I/O —	M	Tristate	_	93
PE[5]	PCR[69]	AF0 AF1 AF2 AF3	GPIO[69] E0UC[21] CS0_1 MA[2]	SIUL eMIOS_0 DSPI_1 ADC	I/O I/O I/O O	М	Tristate	_	94
PE[6]	PCR[70]	AF0 AF1 AF2 AF3	GPIO[70] E0UC[22] CS3_0 MA[1] EIRQ[22]	SIUL eMIOS_0 DSPI_0 ADC SIUL	I/O I/O O O	M	Tristate	_	95
PE[7]	PCR[71]	AF0 AF1 AF2 AF3	GPIO[71] E0UC[23] CS2_0 MA[0] EIRQ[23]	SIUL eMIOS_0 DSPI_0 ADC SIUL	I/O I/O O O	M	Tristate	_	96
PE[8]	PCR[72]	AF0 AF1 AF2 AF3	GPIO[72] — E0UC[22] —	SIUL — eMIOS_0 —	I/O — I/O —	M	Tristate	_	9



Package pinouts and signal descriptions

Table 5. Functional port pin descriptions (continued)

							r ition	Pin nı	umber
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	64 LQFP	100 LQFP
PE[9]	PCR[73]	AF0 AF1 AF2 AF3	GPIO[73] — E0UC[23] — WKPU[7] ³	SIUL — eMIOS_0 — WKPU	I/O — I/O — I	S	Tristate	_	10
PE[10]	PCR[74]	AF0 AF1 AF2 AF3	GPIO[74] — CS3_1 — EIRQ[10]	SIUL DSPI_1 SIUL	I/O — O — I	S	Tristate	_	11
PE[11]	PCR[75]	AF0 AF1 AF2 AF3	GPIO[75] E0UC[24] CS4_1 — WKPU[14] ³	SIUL eMIOS_0 DSPI_1 — WKPU	I/O I/O O —	S	Tristate	_	13
PE[12]	PCR[76]	AF0 AF1 AF2 AF3 —	GPIO[76] ADC1_S[7] EIRQ[11]	SIUL ADC SIUL	I/O — — — I	S	Tristate	_	76
				Port	Н				
PH[9] ⁶	PCR[121]	AF0 AF1 AF2 AF3	GPIO[121] — TCK —	SIUL — JTAGC —	I/O — I —	S	Input, weak pull-up	60	88
PH[10] ⁶	PCR[122]	AF0 AF1 AF2 AF3	GPIO[122] — TMS —	SIUL — JTAGC —	I/O — I —	S	Input, weak pull-up	53	81

Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".

Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.

³ All WKPU pins also support external interrupt capability. See "wakeup unit" chapter of the device reference manual for further details.

⁴ NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.

⁵ "Not applicable" because these functions are available only while the device is booting. Refer to "BAM" chapter of the device reference manual for details.



Output pin transition times 4.7.4

Table 18. Output pin transition times

Svi	mbol	C	Parameter		Conditions ¹		Valu	е	Unit
Oy.		•	i didilictoi		Conditions	Min	Тур	Max	
t _{tr}	CC	D	Output transition time output pin ²	C _L = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	_	_	50	ns
		Τ	SLOW configuration	$C_L = 50 pF$		_	_	100	
		D		C _L = 100 pF		_	_	125	
		D		C _L = 25 pF	$V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$	_	_	50	
		Т		$C_L = 50 pF$		_	_	100	
		D		C _L = 100 pF		_	_	125	
t _{tr}	CC			C _L = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	_	_	10	ns
			pin ⁽²⁾ MEDIUM configuration	$C_L = 50 pF$	SIUL.PCRx.SRC = 1	_	_	20	
		D	<u> </u>	C _L = 100 pF		_	_	40	
		D		C _L = 25 pF	$V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$	_	_	12	
		Т		$C_L = 50 pF$	SIUL.PCRx.SRC = 1	_	_	25	
		D		C _L = 100 pF		_	_	40	

 $^{^{1}}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified 2 C_L includes device and package capacitances (C_{PKG} < 5 pF).

I/O pad current specification 4.7.5

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in Table 19.

Table 20 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

Table 19. I/O supply segment

Package	Supply segment							
i dokage	1	2	3	4				
100 LQFP	pin 16 – pin 35	pin 37 – pin 69	pin 70 – pin 83	pin 84 – pin 15				
64 LQFP	pin 8 – pin 26	pin 28 – pin 55	pin 56 – pin 7	_				

MPC5602D Microcontroller Data Sheet, Rev. 6






Figure 6. Noise filtering on reset signal

Table 22. Reset electrical characteristics

Symb	٥l	С	Parameter	Conditions ¹		Value		Unit
Cynno	OI	0	i didilietei	Conditions	Min	Тур	Max	
V _{IH}	SR	Р	Input High Level CMOS (Schmitt Trigger)	_	0.65V _{DD}	_	V _{DD} + 0.4	V
V _{IL}	SR	Р	Input low Level CMOS (Schmitt Trigger)	_	-0.4	_	0.35V _{DD}	V
V _{HYS}	CC	С	Input hysteresis CMOS (Schmitt Trigger)	_	0.1V _{DD}	_	_	V
V _{OL}	CC	P	Output low level	Push Pull, $I_{OL} = 2$ mA, $V_{DD} = 5.0$ V ± 10%, PAD3V5V = 0 (recommended)	_	_	0.1V _{DD}	V
				Push Pull, $I_{OL} = 1 \text{ mA}$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, PAD3V5V = 1 ²	_	_	0.1V _{DD}	
				Push Pull, $I_{OL} = 1$ mA, $V_{DD} = 3.3$ V ± 10%, PAD3V5V = 1 (recommended)	_	_	0.5	



- LV_CFLA: Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
- LV_DFLA: Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
- LV_PLL: Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.




Figure 7. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance (C_{REGn}) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three V_{DD_LV}/V_{SS_LV} supply pairs to ensure stable voltage (see Section 4.5, Recommended operating conditions).

Value Unit **Symbol** С Conditions¹ **Parameter** Max Min Typ SR 200 500 nF C_{REGn} Internal voltage regulator external capacitance SR R_{REG} Stability capacitor equivalent serial Range: 0.2 Ω 10 kHz to 20 MHz resistance

Table 23. Voltage regulator electrical characteristics

MPC5602D Microcontroller Data Sheet, Rev. 6



4.9.2 Low voltage detector electrical characteristics

The device implements a power-on reset (POR) module to ensure correct power-up initialization, as well as five low voltage detectors (LVDs) to monitor the $V_{DD\ LV}$ voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state (refer to RGM Destructive Event Status (RGM_DES) Register flag F_POR in device reference manual)
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27 in device reference manual)
- LVDHV3B monitors V_{DD_BV} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27_VREG in device reference manual)
- LVDHV5 monitors V_{DD} when application uses device in the 5.0 V \pm 10% range (refer to RGM Functional Event Status (RGM_FES) Register flag F_LVD45 in device reference manual)
- LVDLVCOR monitors power domain No. 1 (refer to RGM Destructive Event Status (RGM_DES) Register flag F LVD12 PD1 in device reference manual)
- LVDLVBKP monitors power domain No. 0 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD0 in device reference manual)




Figure 8. Low voltage detector vs reset



Table 30. Flas	h power supply	DC electrical	characteristics
----------------	----------------	---------------	-----------------

Symb	Symbol C Parameter		Parameter	Conditions ¹	,	9	Unit		
Symb	OI		raiametei	Conditions		Min Typ Ma		Max	
I _{FLPW}	CC		Sum of the current consumption on V_{DDHV} and V_{DDBV} during flash low-power mode	_ (Code flash		_	910	μΑ
I _{CFPWD}	СС		Sum of the current consumption on	_ (Code flash		_	125	μΑ
I _{DFPWD}	СС	D	V _{DDHV} and V _{DDBV} during flash power-down mode	Ī	Data flash	_	_	25	μΑ

 $^{^{1}}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

4.11.3 Start-up/Switch-off timings

Table 31. Start-up time/Switch-off time

Cumbal		С	Parameter	Conditions ¹		Value		Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
t _{FLARSTEXIT}	CC	Т	Delay for flash module to exit reset mode	Code flash	_	_	125	μs
				Data flash		_	150	μs
t _{FLALPEXIT}	CC	Т	Delay for flash module to exit low-power mode ²	Code flash	_	_	0.5	μs
t _{FLAPDEXIT}	СС	Т	Delay for flash module to exit power-down	Code flash		_	30	μs
			mode	Data flash		_	30 ³	μs
t _{FLALPENTRY}	CC	Т	Delay for flash module to enter low-power mode	Code flash	_	_	0.5	μs
t _{FLAPDENTRY}	СС	Т	Delay for flash module to enter	Code flash		_	1.5	μs
			power-down mode	Data flash		_	4 ⁽³⁾	μs

 $^{^{1}}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

4.12 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

4.12.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

• Software recommendations – The software flowchart must include the management of runaway conditions such as:

² Data flash does not support low-power mode

³ If code flash is already switched-on.



Table 38. Fast internal RC oscillator (16 MHz) electrical characteristics (continued)

Symbol	ı	С	Parameter	C	onditions ¹		Value		Unit
Gymbol					onuntions	Min	Тур	Max	
I _{FIRCSTOP}	CC	Т	Fast internal RC oscillator high	T _A = 25 °C	sysclk = off	_	500	_	μA
			frequency and system clock current in stop mode		sysclk = 2 MHz		600	_	
					sysclk = 4 MHz	_	700	_	
					sysclk = 8 MHz		900	_	
					sysclk = 16 MHz		1250	_	
t _{FIRCSU}	СС	С	Fast internal RC oscillator start-up time	V _{DD} = 5.0 V	′ ± 10%	_	1.1	2.0	μs
$\Delta_{FIRCPRE}$	CC	С	Fast internal RC oscillator precision after software trimming of f _{FIRC}	T _A = 25 °C		-1	_	1	%
$\Delta_{FIRCTRIM}$	СС	С	Fast internal RC oscillator trimming step	T _A = 25 °C		_	1.6		%
Δ FIRCVAR	CC	С	Fast internal RC oscillator variation in temperature and supply with respect to f_{FIRC} at $T_A = 55$ °C in high-frequency configuration		_	-5	_	5	%

 $^{^{1}}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

4.16 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz slow internal RC oscillator (SIRC). This can be used as the reference clock for the RTC module.

Table 39. Slow internal RC oscillator (128 kHz) electrical characteristics

Symbol		С	Parameter	Conditions ¹	Value			Unit
			r dramoto.	Conditions		Тур	Max	
f _{SIRC}	CC	Р	Slow internal RC oscillator low	T _A = 25 °C, trimmed	_	128	_	kHz
	SR	_	frequency	_	100	_	150	
I _{SIRC} ^{2,}	CC	С	Slow internal RC oscillator low frequency current	T _A = 25 °C, trimmed	_	_	5	μΑ
t _{SIRCSU}	СС	P	Slow internal RC oscillator start-up time	$T_A = 25 \text{ °C}, V_{DD} = 5.0 \text{ V} \pm 10\%$	_	8	12	μs
$\Delta_{\sf SIRCPRE}$	СС	С	Slow internal RC oscillator precision after software trimming of f _{SIRC}	T _A = 25 °C	-2	_	2	%
$\Delta_{\sf SIRCTRIM}$	CC	С	Slow internal RC oscillator trimming step	_	_	2.7	_	

² This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON



4.17.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being C_S and C_{p2} substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with $C_S + C_{p2}$ equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (f_c \times (C_S + C_{p2}))$), where f_c represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on $C_S + C_{p2}$) and the sum of $R_S + R_F$, the external circuit must be designed to respect the Equation 4:

Eqn. 4

$$V_A \bullet \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2}LSB$$

Equation 4 generates a constraint for external network design, in particular on a resistive path.



In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

 $\tau_1 = (R_{SW} + R_{AD}) \bullet \frac{C_P \bullet C_S}{C_P + C_S}$

Equation 5 can again be simplified considering only C_S as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time t_s is always much longer than the internal time constant:

 $\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll t_s$

The charge of C_{P1} and C_{P2} is redistributed also on C_S , determining a new value of the voltage V_{A1} on the capacitance according to Equation 7:

 $V_{A1} \bullet (C_S + C_{P1} + C_{P2}) = V_A \bullet (C_{P1} + C_{P2})$

2. A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance R_L : again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

 $\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time t_s , a constraints on R_L sizing is obtained:

 $10 \bullet \tau_2 = 10 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < t_s$

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . Equation 10 must be respected (charge balance assuming now C_S already charged at V_{A1}):

Eqn. 10

Egn. 5

Eqn. 6

Egn. 7

Eqn. 8

Eqn. 9

$${\rm V_{A2}} \bullet ({\rm C_S} + {\rm C_{P1}} + {\rm C_{P2}} + {\rm C_F}) = {\rm V_A} \bullet {\rm C_F} + {\rm V_{A1}} \bullet ({\rm C_{P1}} + {\rm C_{P2}} + {\rm C_S})$$

The two transients above are not influenced by the voltage source that, due to the presence of the R_FC_F filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant R_FC_F of the filter is very high with respect to the sampling time (t_s). The filter is typically designed to act as anti-aliasing.

MPC5602D Microcontroller Data Sheet, Rev. 6



Table 41. ADC conversion characteristics (continued)

Symbol			С	Donomastan	0.5 (-1)	tiono1		Value		Unit
Symbo)I	C	Parameter	Conditions ¹		Min	Тур	Тур Мах		
t _c CC		Р	Conversion time ⁶ V _{DD} = 3.3 V	f _{ADC} = 20 MHz, INPCMP = 0		2.4		_	μs	
				f _{ADC} = 13.33 M INPCMP = 0	Hz,	_		3.6		
	•	Р	Conversion time ⁽⁶⁾ V _{DD} = 5.0 V	f _{ADC} = 32 MHz, INPCMP = 0		1.5	_	_	μs	
				f _{ADC} = 13.33 M INPCMP = 0	Hz,	_		3.6		
C _S	СС	D	ADC input sampling capacitance	_	_		5		pF	
C _{P1}	СС	D	ADC input pin capacitance 1	_	_	3			pF	
C _{P2}	СС	D	ADC input pin capacitance 2	_	_	1			pF	
C _{P3}	СС	D	ADC input pin capacitance 3	_	_		1.5		pF	
R _{SW1}	СС	D	Internal resistance of analog source	_	_	_	_	1	kΩ	
R _{SW2}	СС	D	Internal resistance of analog source	_		_		2	kΩ	
R _{AD}	СС	D	Internal resistance of analog source	_		_	_	0.3	kΩ	
I _{INJ}	SR	_	Input current Injection	Current injection on	V _{DD} = 3.3 V ± 10%	-5	_	5	m/	
				one ADC input, different from the converted one $V_{DD} = 5.0 \text{ V} \pm 10\%$		-5	_	5		
INLP	СС	T	Absolute Integral non-linearity-precise channels	No overload		_	1	3	LSI	
INLX	CC	Т	Absolute Integral non-linearity-extended channels	No overload		_	1.5	5	LS	
DNL	СС	Т	Absolute Differential non-linearity	No overload		_	0.5	1	LS	
E _O	СС	Т	Absolute Offset error	_	_	_	2	_	LSI	
E _G	СС	Т	Absolute Gain error	_	_	_	2	_	LS	
TUEP ⁷	СС	Р	Total unadjusted error	Without current	injection	-6		6	LSI	
		Т	for precise channels, input only pins	With current inj	ection	-8		8		



Table 41. ADC conversion characteristics (continued)

Symbol		С	Parameter	Conditions ¹		Value		Unit	
Cymbo	Symbol C Paramet		i didilicici	Conditions	Min	Тур	Max		
TUEX ⁽⁷⁾	СС		•	Without current injection	-10		10	LSB	
		Т	for extended channel	With current injection	-12		12		

 $[\]overline{}^1$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

- ⁵ During the sampling time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_S. After the end of the sampling time t_S, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_S depend on programming.
- ⁶ This parameter does not include the sampling time t_S, but only the time for determining the digital result and the time to load the result's register with the conversion result.
- Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

4.18 On-chip peripherals

4.18.1 Current consumption

Table 42. On-chip peripherals current consumption¹

Symbol		С	Parameter	Conditions	Typical value ²	Unit
I _{DD_BV(CAN)}	CC		CAN (FlexCAN) supply current on V _{DD_BV}	500 Kbyte/s 125 Kbyte/s Total (static + dynamic) consumption: FlexCAN in loop-back mode XTAL at 8 MHz used as CAN engine clock source Message sending period is 580 μs	$8 \times f_{periph} + 85$ $8 \times f_{periph} + 27$	μΑ
I _{DD_BV(eMIOS)}	CC		eMIOS supply current on V _{DD_BV}	Static consumption: • eMIOS channel OFF • Global prescaler enabled	29 × f _{periph}	μА
				Dynamic consumption: • It does not change varying the frequency (0.003 mA)	3	μΑ
I _{DD_BV(SCI)}	CC	Т	SCI (LINFlex) supply current on V _{DD_BV}	Total (static + dynamic) consumption: • LIN mode • Baudrate: 20 Kbyte/s	5 × f _{periph} + 31	μА

² Analog and digital V_{SS} **must** be common (to be tied together externally).

³ V_{AINx} may exceed V_{SS_ADC} and V_{DD_ADC} limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFFF.

⁴ Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.

65






Figure 16. DSPI classic SPI timing – master, CPHA = 0






Figure 23. DSPI modified transfer format timing – slave, CPHA = 1




Figure 24. DSPI PCS strobe (PCSS) timing



Traccain'	MECHANICA	L OUTLINES	DOCUME	JMENT NO: 98ASS23308W				
II GGSCAIE semiconductor	DICTIONARY		PAGE:	983	983			
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED IRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS RE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	Н				
NOTES:								
1. ALL DIMENSIONS ARE IN MILL	IMETERS							
2. INTERPRET DIMENSIONS AND		ASMF_Y14.5M-19	994.					
3. DATUMS B, C AND D TO BE DETERMINED AT DATUM PLANE H.								
7. THE TOP PACKAGE BODY SIZE MAY BE SMALLER THAN THE BOTTOM PACKAGE SIZE								
BY A MAXIMUM OF 0.1 MM.								
5. DIMENSIONS DO NOT INCLUDE PROTRUSION IS 0.25 mm PE SIZE DIMENSIONS INCLUDING	ER SIDE. THE DIME							
6. DIMENSION DOES NOT INCLUE CAUSE THE LEAD WIDTH TO AND AN ADJACENT LEAD SH	EXCEED 0.35. MIN	NIMUM SPACE BET						
$\sqrt{2}$ dimensions are determined	AT THE SEATING	PLANE, DATUM	Α.					
TLE:		CASE NUMBER: 9	983-02					
ITLE: 100 LEAD LQF 14 X 14, 0.5 PITCH,		CASE NUMBER: S						

Figure 28. 100 LQFP package mechanical drawing (Part 3 of 3)

MPC5602D Microcontroller Data Sheet, Rev. 6



Document revision history

7 Document revision history

Table 45 summarizes revisions to this document.

Table 45. Revision history

Revision	Date	Description of Changes
1	30 Sep 2009	Initial release
2	18 Feb 2010	Updated the following tables: - Absolute maximum ratings - Low voltage power domain electrical characteristics; - On-chip peripherals current consumption - DSPI characteristics; - JTAG characteristics; - ADC conversion characteristics; Inserted a note on "Flash power supply DC characteristics" section.
3	10 Aug 2010	"Features" section: Updated information concerning eMIOS, ADC, LINFlex, Nexus and low power capabilities "MPC5602D device comparison" table: updated the "Execution speed" row "MPC5602D series block diagram" figure: • updated max number of Crossbar Switches • updated Legend "MPC5602D series block summary" table: added contents concernig the eDMA block "100 LQFP pin configuration (top view)" figure: • removed alternate functions • updated supply pins "64 LQFP pin configuration (top view)" figure: removed alternate functions Added "Pin muxing" section "NVUSRO register" section: Deleted "NVUSRO[WATCHDOG_EN] field description" section "Recommended operating conditions (3.3 V)" table: • TV _{DD} : deleted min value • In footnote No. 3, changed capacitance value between V _{DD_BV} and V _{SS_LV} "Recommended operating conditions (5.0 V)" table: deleted TV _{DD} min value "LQFP thermal characteristics" table: changed R _{BJC} values "I/O input DC electrical characteristics" table: • W _{FI} : updated max value • W _{NFI} : updated max value • W _{NFI} : updated min value "I/O consumption" table: removed I _{DYNSEG} row Added "I/O weight" table "Program and erase specifications (Code Flash)" table: deleted T _{Bank_C} row Updated the following tables: • "Voltage regulator electrical characteristics" • "Low voltage power domain electrical characteristics" • "Low voltage power domain electrical characteristics" • "Low voltage power domain electrical characteristics" • "East external crystal oscillator (4 to 16 MHz) electrical characteristics" • "Fast internal RC oscillator (16 MHz) electrical characteristics" • "Fast internal RC oscillator (16 MHz) electrical characteristics" • "Fast internal RC oscillator (16 MHz) electrical characteristics" • "Fon-chip peripherals current consumption" • "DSPI characteristics" • "On-chip peripherals current consumption" • "DSPI characteristics" section: removed "DSPI PCS strobe (PCSS) timing" figure
3 (continued)	10 Aug 2010	"Ordering information" section: removed "Orderable part number summary" table



Table 45. Revision history (continued)

Revision	Date	Description of Changes
5	_	Rev. 5 not published.
6	29 Jan 2013	Removed all instances of table footnote "All values need to be confirmed during device validation" Section 4.1, "Introduction, removed Caution note. In Table 42, On-chip peripherals current consumption, replaced "TBD" with "8.21 mA" in IDD_HV(FLASH) cell. Updated Section 4.17.2, "Input impedance and ADC accuracy In Table 24, changed VLVDHV3L, VLVDHV3BL from 2.7 V to 2.6 V. Revised the Table 28 (Flash module life) Updated Table 43, DSPI characteristics, to add specifications 7 and 8, tpcsc and tpasc. Inserted Figure 24, DSPI PCS strobe (PCSS) timing.

Appendix A Abbreviations

Table A-1 lists abbreviations used in this document.

Table A-1. Abbreviations

Abbreviation	Meaning
APU	Auxilliary processing unit
CMOS	Complementary metal-oxide-semiconductor
СРНА	Clock phase
CPOL	Clock polarity
CS	Peripheral chip select
DAOC	Double action output compare
ECC	Error code correction
EVTO	Event out
GPIO	General purpose input/output
IPM	Input period measurement
IPWM	Input pulse width measurement
MB	Message buffer
MC	Modulus counter
MCB	Modulus counter buffered (up / down)
MCKO	Message clock out
MDO	Message data out
MSEO	Message start/end out
MTFE	Modified timing format enable
NVUSRO	Non-volatile user options register
OPWFMB	Output pulse width and frequency modulation buffered
OPWMB	Output pulse width modulation buffered



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MPC5602D

Rev. 6 01/2013 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org © Freescale Semiconductor, Inc. 2009–2013. All rights reserved.

