NXP USA Inc. - <u>SPC5602DF1VLH4R Datasheet</u>





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	45
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 16
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5602df1vlh4r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Package pinouts and signal descriptions

							r tion	Pin n	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESE1 configura	64 LQFP	100 LQFP	
PA[7]	PCR[7]	AF0 AF1 AF2 AF3 — —	GPIO[7] E0UC[7] — EIRQ[2] ADC1_S[1]	SIUL eMIOS_0 — SIUL ADC	I/O I/O — I I	S	Tristate	44	71	
PA[8]	PCR[8]	AF0 AF1 AF2 AF3 — N/A ⁵	GPIO[8] E0UC[8] E0UC[14] — EIRQ[3] ABS[0]	SIUL eMIOS_0 eMIOS_0 SIUL BAM	I/O I/O — I I	S	Input, weak pull-up	45	72	
PA[9]	PCR[9]	AF0 AF1 AF2 AF3 N/A ⁵	GPIO[9] E0UC[9] — CS2_1 FAB	SIUL eMIOS_0 DSPI_1 BAM	I/O I/O — I/O I	S	Pull-down	46	73	
PA[10]	PCR[10]	AF0 AF1 AF2 AF3 —	GPIO[10] E0UC[10] — LIN2TX ADC1_S[2]	SIUL eMIOS_0 LINFlex_2 ADC	I/O I/O — 0 I	S	Tristate	47	74	
PA[11]	PCR[11]	AF0 AF1 AF2 AF3 — — —	GPIO[11] E0UC[11] — EIRQ[16] ADC1_S[3] LIN2RX	SIUL eMIOS_0 — SIUL ADC LINFlex_2	/O /O 	S	Tristate	48	75	
PA[12]	PCR[12]	AF0 AF1 AF2 AF3 —	GPIO[12] — — EIRQ[17] SIN_0	SIUL — — SIUL DSPI_0	I/O — — — I I	S	Tristate	22	31	
PA[13]	PCR[13]	AF0 AF1 AF2 AF3	GPIO[13] SOUT_0 CS3_1	SIUL DSPI_0 DSPI_1	I/O O I/O	Μ	Tristate	21	30	
PA[14]	PCR[14]	AF0 AF1 AF2 AF3 —	GPIO[14] SCK_0 CS0_0 E0UC[0] EIRQ[4]	SIUL DSPI_0 DSPI_0 eMIOS_0 SIUL	I/O I/O I/O I/O I	Μ	Tristate	19	28	

Table 5. Functional	port pin	descriptions ((continued)
			· · · · · · · · · · · · · · · · · · ·



							T ation	Pin n	umber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESE	64 LQFP	100 LQFP	
PA[15]	PCR[15]	AF0 AF1 AF2 AF3 —	GPIO[15] CS0_0 SCK_0 E0UC[1] WKPU[10] ³	SIUL DSPI_0 DSPI_0 eMIOS_0 WKPU	I/O I/O I/O I/O I	Μ	Tristate	18	27	
Port B										
PB[0]	PCR[16]	AF0 AF1 AF2	GPIO[16] CAN0TX —	SIUL FlexCAN_0	I/O O —	М	Tristate	14	23	
		AF3	LIN2TX	LINFlex_2	0					
PB[1]	PCR[17]	AF0 AF1 AF2 AF3 —	GPIO[17] — LIN0RX WKPU[4] ³ CAN0RX	SIUL — LINFlex_0 WKPU FlexCAN_0	SIUL I/O — — — — Flex_0 I /KPU I		Tristate	15	24	
PB[2]	PCR[18]	AF0 AF1 AF2 AF3	GPIO[18] LIN0TX —	SIUL LINFlex_0 —	SIUL I/O VFlex_0 O 		Tristate	64	100	
PB[3]	PCR[19]	AF0 AF1 AF2 AF3 —	GPIO[19] — — WKPU[11] ³ LIN0RX	SIUL — — WKPU LINFlex_0	I/O — — — — — —	S	Tristate	1	1	
PB[4]	PCR[20]	AF0 AF1 AF2 AF3 —	GPIO[20] — — — ADC1_P[0]	SIUL — — — ADC	 	I	Tristate	32	50	
PB[5]	PCR[21]	AF0 AF1 AF2 AF3 —	GPIO[21] — — ADC1_P[1]	SIUL — — — ADC	 	I	Tristate	35	53	
PB[6]	PCR[22]	AF0 AF1 AF2 AF3 —	GPIO[22] — — — ADC1_P[2]	SIUL — — — ADC	 	I	Tristate	36	54	



Package pinouts and signal descriptions

							T ation	Pin number		
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESE [:] configura	64 LQFP	100 LQFP	
PB[7]	PCR[23]	AF0 AF1 AF2 AF3 —	GPIO[23] — — — ADC1_P[3]	SIUL — — ADC	- -	Ι	Tristate	37	55	
PB[8]	PCR[24]	AF0 AF1 AF2 AF3 —	GPIO[24] — — ADC1_S[4] WKPU[25] ³	SIUL I — — — — — — ADC I WKPU I		Ι	Tristate	30	39	
PB[9]	PCR[25]	AF0 AF1 AF2 AF3 —	GPIO[25] — — ADC1_S[5] WKPU[26] ³	SIUL — — ADC WKPU	SIUL I — — — — — — ADC I WKPU I		Tristate	29	38	
PB[10]	PCR[26]	AF0 AF1 AF2 AF3 —	GPIO[26] — — ADC1_S[6] WKPU[8] ³	SIUL — — ADC WKPU	SIUL I/O — — — — — — ADC I WKPU I		Tristate	31	40	
PB[11]	PCR[27]	AF0 AF1 AF2 AF3 —	GPIO[27] E0UC[3] — CS0_0 ADC1_S[12]	SIUL eMIOS_0 DSPI_0 ADC	_0 I/O 0 I/O I/O 		Tristate	38	59	
PB[12]	PCR[28]	AF0 AF1 AF2 AF3 —	GPIO[28] E0UC[4] — CS1_0 ADC1_X[0]	SIUL eMIOS_0 DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	39	61	
PB[13]	PCR[29]	AF0 AF1 AF2 AF3 —	GPIO[29] E0UC[5] — CS2_0 ADC1_X[1]	SIUL eMIOS_0 DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	40	63	
PB[14]	PCR[30]	AF0 AF1 AF2 AF3 —	GPIO[30] E0UC[6] — CS3_0 ADC1_X[2]	SIUL eMIOS_0 — DSPI_0 ADC	/O /O — 0 	J	Tristate	41	65	



Symbol		Parameter	Conditions	Va	Unit	
Gymbo	•	i arameter	Conditions	Min	Max	onne
V _{DD_BV}	SR	Voltage on VDD_BV (regulator supply) pin	—	-0.3	6.0	V
		with respect to ground (V _{SS})	Relative to V _{DD}	$V_{DD} - 0.3$	V _{DD} + 0.3	
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS})	_	V _{SS} – 0.1	V _{SS} + 0.1	V
V _{DD_ADC}	SR	Voltage on VDD_HV_ADC (ADC	—	-0.3	6.0	V
	reference) pin with respect to ground (V _{SS}		Relative to V _{DD}	$V_{DD} - 0.3$	V _{DD} + 0.3	
V _{IN}	SR	Voltage on any GPIO pin with respect to	—	-0.3	6.0	V
		ground (V _{SS})	Relative to V _{DD}	$V_{DD} - 0.3$	V _{DD} + 0.3	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	_	-10	10	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	mA
I _{AVGSEG}	SR Sum of all the static I/O current within a		$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	—	70	mA
		supply segment	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	64	
ICORELV	SR	Low voltage static current sink through VDD_BV	_	_	150	mA
T _{STORAGE}	SR	Storage temperature	—	-55	150	°C

¹ Supply segments are described in Section 4.7.5, I/O pad current specification.

NOTE

Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$), the voltage on pins with respect to ground (V_{SS}) must not exceed the recommended values.

4.5 Recommended operating conditions

I	C	Parameter	Conditions	Value		
•	Ũ		Conditione	Min	I	

Table 11. Recommended operating conditions (3.3 V)

					IVIIN	wax	
V _{SS}	SR		Digital ground on VSS_HV pins		0	0	V
V _{DD} ¹	SR	_	Voltage on VDD_HV pins with respect to ground (V _{SS})	_	3.0	3.6	V
V _{SS_LV} ²	SR		Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})	_	V _{SS} - 0.1	V _{SS} + 0.1	V

Symbo

Unit





Figure 4. Input DC electrical characteristics definition

Table 14	I. I/O	input	DC	electrical	characteristics
----------	--------	-------	----	------------	-----------------

Symb		C	Parameter	Condit	Conditions ¹		Value			
Symo		C	raianietei	Condit	10113	Min	Тур	Мах	Onic	
V _{IH}	SR	Ρ	Input high level CMOS (Schmitt Trigger)	—		0.65V _{DD}	_	V _{DD} +0.4	V	
V _{IL}	SR	Ρ	Input low level CMOS (Schmitt Trigger)	—		-0.4	_	0.35V _{DD}	V	
V _{HYS}	СС	С	Input hysteresis CMOS (Schmitt Trigger)	_		0.1V _{DD}	_	—	V	
I _{LKG}	СС	D	Digital input leakage	No injection	$T_A = -40 \ ^\circ C$	—	2	200	nA	
		D		on adjacent	T _A = 25 °C	—	2	200		
		D			T _A = 85 °C	—	5	300		
		D			T _A = 105 °C	—	12	500		
		Ρ			T _A = 125 °C	_	70	1000		
W_{FI}^2	SR	Ρ	Digital input filtered pulse	_		—	_	40	ns	
W _{NFI} ⁽²⁾	SR	Ρ	Digital input not filtered pulse	-	-	1000		—	ns	

 1 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.

4.7.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

• Table 15 provides weak pull figures. Both pull-up and pull-down resistances are supported.



- Table 16 provides output driver characteristics for I/O pads when in SLOW configuration.
- Table 17 provides output driver characteristics for I/O pads when in MEDIUM configuration.

Symbol		c	Parameter	Conditions ¹			Value			
		•	i di dineter				Тур	Max		
I _{WPU}	CC	Ρ	Weak pull-up current	$V_{IN} = V_{IL}, V_{DD} = 5.0 \text{ V} \pm 10\%$	PAD3V5V = 0	10	—	150	μΑ	
		С	absolute value		$PAD3V5V = 1^2$	10	—	250		
		Ρ		$V_{IN} = V_{IL}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10	—	150		
I _{WPD}	CC	Ρ	Weak pull-down current	$V_{IN} = V_{IH}, V_{DD} = 5.0 \text{ V} \pm 10\%$	PAD3V5V = 0	10	—	150	μΑ	
		С	absolute value		$PAD3V5V = 1^{(2)}$	10	—	250		
		Ρ		$V_{IN} = V_{IH}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10	—	150		

Table 15. I/O pull-up/pull-down DC electrical characteristics

 $^1~V_{DD}$ = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

Table 16. SLOW configuration output buffer electrical characteristics

Sum	Symbol C		Paramotor		Conditions ¹			Value			
Jyn		C	Farameter		Conditions	Min	Тур	Max	Onit		
V _{OH}	СС	Ρ	Output high level SLOW configuration	Push Pull	$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	0.8V _{DD}	—	_	V		
		С			I _{OH} = -2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	0.8V _{DD}		—			
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	V _{DD} – 0.8	_	—			
V _{OL}	СС	Ρ	Output low level SLOW configuration	Push Pull	$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	_	_	0.1V _{DD}	V		
		С			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$	—	—	0.1V _{DD}			
		С			$I_{OL} = 1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	—	—	0.5			

 $\overline{}^{1}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.



4.7.4 Output pin transition times

SVI	mbol	C	C	Parameter		Conditions ¹	Value			Unit
Jyi		C	Falance		Conditions	Min	Тур	Max	Omt	
t _{tr}	CC	D	Output transition time output pin ²	C _L = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	_	—	50	ns	
		Т	SLOW configuration	C _L = 50 pF	1		—	100		
		D		C _L = 100 pF		_	—	125		
		D		C _L = 25 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	50		
		Т		C _L = 50 pF		_	—	100		
		D		C _L = 100 pF			—	125		
t _{tr}	CC	D	Output transition time output	C _L = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	—	—	10	ns	
		Т	pin ⁽²⁾ MEDIUM configuration	C _L = 50 pF	SIUL.PCRX.SRC = 1		—	20		
		D		C _L = 100 pF			—	40		
		D		C _L = 25 pF	$V_{DD} = 3.3 V \pm 10\%$, PAD3V5V = 1	—	—	12		
		Т		C _L = 50 pF	1510L.PUKX.5KU = 1		—	25		
		D		C _L = 100 pF			—	40		

Table 18. Output pin transition times

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

 2 C_L includes device and package capacitances (C_{PKG} < 5 pF).

4.7.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in Table 19.

Table 20 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

Package	Supply segment					
i ackage	1	2	3	4		
100 LQFP	pin 16 – pin 35	pin 37 – pin 69	pin 70 – pin 83	pin 84 – pin 15		
64 LQFP	pin 8 – pin 26	pin 28 – pin 55	pin 56 – pin 7	—		

 Table 19. I/O supply segment



Electrical characteristics

	100 LQFP/64 LQFP							
Pad	Weig	ht 5 V	Weigh	t 3.3 V				
	SRC ² = 0	SRC = 1	SRC = 0	SRC = 1				
PB[3]	9%	9%	10%	10%				
PC[9]	8%	8%	10%	10%				
PC[14]	8%	8%	10%	10%				
PC[15]	8%	11%	9%	10%				
PA[2]	8%	8%	9%	9%				
PE[0]	7%	7%	9%	9%				
PA[1]	7%	7%	8%	8%				
PE[1]	7%	10%	8%	8%				
PE[8]	6%	9%	8%	8%				
PE[9]	6%	6%	7%	7%				
PE[10]	6%	6%	7%	7%				
PA[0]	5%	7%	6%	7%				
PE[11]	5%	5%	6%	6%				
PC[11]	7%	7%	9%	9%				
PC[10]	8%	11%	9%	10%				
PB[0]	8%	11%	9%	10%				
PB[1]	8%	8%	10%	10%				
PC[6]	8%	8%	10%	10%				
PC[7]	8%	8%	10%	10%				
PA[15]	8%	11%	9%	10%				
PA[14]	7%	11%	9%	9%				
PA[4]	7%	7%	8%	8%				
PA[13]	7%	10%	8%	9%				
PA[12]	7%	7%	8%	8%				
PB[9]	1%	1%	1%	1%				
PB[8]	1%	1%	1%	1%				
PB[10]	5%	5%	6%	6%				
PD[0]	1%	1%	1%	1%				
PD[1]	1%	1%	1%	1%				
PD[2]	1%	1%	1%	1%				
PD[3]	1%	1%	1%	1%				
PD[4]	1%	1%	1%	1%				



	100 LQFP/64 LQFP						
Pad	Weigl	ht 5 V	Weigh	t 3.3 V			
	SRC ² = 0	SRC = 1	SRC = 0	SRC = 1			
PD[5]	1%	1%	1%	1%			
PD[6]	1%	1%	1%	1%			
PD[7]	1%	1%	1%	1%			
PD[8]	1%	1%	1%	1%			
PB[4]	1%	1%	1%	1%			
PB[5]	1%	1%	1%	1%			
PB[6]	1%	1%	1%	1%			
PB[7]	1%	1%	1%	1%			
PD[9]	1%	1%	1%	1%			
PD[10]	1%	1%	1%	1%			
PD[11]	1%	1%	1%	1%			
PB[11]	9%	9%	11%	11%			
PD[12]	8%	8%	10%	10%			
PB[12]	8%	8%	10%	10%			
PD[13]	8%	8%	9%	9%			
PB[13]	8%	8%	9%	9%			
PD[14]	7%	7%	9%	9%			
PB[14]	7%	7%	8%	8%			
PD[15]	7%	7%	8%	8%			
PB[15]	6%	6%	7%	7%			
PA[3]	6%	6%	7%	7%			
PA[7]	4%	4%	5%	5%			
PA[8]	4%	4%	5%	5%			
PA[9]	4%	4%	5%	5%			
PA[10]	5%	5%	6%	6%			
PA[11]	5%	5%	6%	6%			
PE[12]	5%	5%	6%	6%			
PC[3]	5%	5%	6%	6%			
PC[2]	5%	7%	6%	6%			
PA[5]	5%	6%	5%	6%			
PA[6]	4%	4%	5%	5%			
PC[1]	5%	17%	4%	12%			

Table 21. I/O weight¹ (continued)



Symbol		~	Poromotor	Conditions		Unit		
Symbol		C	Falameter	Conditions	Min	Тур	Max	Unit
C _{DEC1}	SR		Decoupling capacitance ² ballast	V_{DD_BV}/V_{SS_LV} pair: $V_{DD_BV} = 4.5$ V to 5.5 V	100 ³	470 ⁴		nF
				V _{DD_BV} /V _{SS_LV} pair: V _{DD_BV} = 3 V to 3.6 V	400		_	
C _{DEC2}	SR		Decoupling capacitance regulator supply	V _{DD} /V _{SS} pair	10	100	—	nF
V _{MREG}	СС	Т	Main regulator output voltage	Before exiting from reset	_	1.32	_	V
		Ρ		After trimming	1.16	1.28	_	-
I _{MREG}	SR		Main regulator current provided to $V_{DD_{LV}}$ domain	_	_	_	150	mA
I _{MREGINT}	СС	D	Main regulator module current	I _{MREG} = 200 mA	_	—	2	mA
			consumption	I _{MREG} = 0 mA	—		1	
V _{LPREG}	СС	Ρ	Low-power regulator output voltage	After trimming	1.16	1.28	—	V
I _{LPREG}	SR	—	Low power regulator current provided to $V_{DD_{LV}}$ domain	_	_	_	15	mA
I _{LPREGINT}	СС	D	Low-power regulator module current consumption	I _{LPREG} = 15 mA; T _A = 55 °C	_	_	600	μA
				I _{LPREG} = 0 mA; T _A = 55 °C	_	5		-
V _{ULPREG}	СС	Ρ	Ultra low power regulator output voltage	After trimming	1.16	1.28		V
I _{ULPREG}	SR		Ultra low power regulator current provided to V _{DD_LV} domain	—	—	—	5	mA
IULPREGINT	СС	D	Ultra low power regulator module current consumption	I _{ULPREG} = 5 mA; T _A = 55 °C	_	_	100	μA
				I _{ULPREG} = 0 mA; T _A = 55 °C	—	2		
I _{DD_BV}	СС	D	In-rush average current on V _{DD_BV} during power-up ⁵	—	—	—	300 ⁶	mA

¹ V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified.

² This capacitance value is driven by the constraints of the external voltage regulator supplying the V_{DD_BV} voltage. A typical value is in the range of 470 nF.

 $^3\,$ This value is acceptable to guarantee operation from 4.5 V to 5.5 V.

⁴ External regulator and capacitance circuitry must be capable of providing I_{DD_BV} while maintaining supply V_{DD_BV} in operating range.

⁵ In-rush average current is seen only for short time during power-up and on standby exit (maximum 20 µs, depending on external capacitances to be loaded).

⁶ The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I_{MREG} value for minimum amount of current to be provided in cc.



Symbol				Value				
		С	Parameter	Min	Typ ¹	Initial max ²	Max ³	Unit
t _{dwprogram}	CC	С	Double word (64 bits) program time ⁴		22	50	500	μs
t _{16Kpperase}	СС	С	16 KB block preprogram and erase time	_	300	500	5000	ms
t _{32Kpperase}	СС	С	32 KB block preprogram and erase time		400	600	5000	ms
t _{128Kpperase}	СС	С	128 KB block preprogram and erase time	_	800	1300	7500	ms
t _{esus}	СС	С	Erase suspend latency	_	—	30	30	μs

Table 26. Program and erase specifications (code flash)

¹ Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

² Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

- ³ The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
- ⁴ Actual hardware programming times. This does not include software overhead.

				Value				
Symbol		С	Parameter	Min Typ ¹ Initia max		Initial max ²	Max ³	Unit
t _{swprogram}	СС	С	Single word (32 bits) program time ⁴		30	70	300	μs
t _{16Kpperase}	СС	С	16 KB block preprogram and erase time	_	700	800	1500	ms
t _{Bank_D}	СС	С	64 KB block preprogram and erase time	—	1900	2300	4800	ms

Table 27. Program and erase specifications (data flash)

¹ Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

² Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

³ The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

⁴ Actual hardware programming times. This does not include software overhead.



Symbol		C	Parameter	Conditions		Unit			
			r ai ainetei	Conditions	Min	Тур	Мах		
P/E	СС	СС	Number of program/erase	16 KB blocks	100,000		—	cycles	
			operating temperature range (TJ)	32 KB blocks	10,000	100,000	_	cycles	
				128 KB blocks	1,000	100,000	—	cycles	
Retention	СС	С	Minimum data retention at 85 °C average ambient temperature ¹	Blocks with 0–1,000 P/E cycles	20	—	_	years	
					Blocks with 1,001–10,000 P/E cycles	10	_	_	
				Blocks with 10,001–100,000 P/E cycles	5	_	_		

Table 28. Flash module life

¹ Ambient temperature averaged over application duration. It is recommended not to exceed the product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

Table 29. Flash memory read access timing

Symbol		С	Parameter	Conditions ¹	Max	Unit
f _{CFREAD}	СС	Ρ	Maximum working frequency for reading code flash memory at given	2 wait states	48	MHz
		С	number of wait states in worst conditions	0 wait states	20	
f _{DFREAD}	CC	Ρ	Maximum working frequency for reading data flash memory at given number of wait states in worst conditions	6 wait states	48	MHz

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified

4.11.2 Flash power supply DC characteristics

Table 30 shows the power supply DC characteristics on external supply.

NOTE

Power supply for data flash is actually provided by code flash; this means that data flash cannot work if code flash is not powered.

Table 30. Flash power supply DC electrical characteristics

Symbol C		C	Parameter	Conditions ¹			Value		
		Ŭ	i di dificici				Тур	Max	
I _{CFREAD}	СС	D	Sum of the current consumption on	Flash module read	Code flash			33	mA
IDFREAD	СС	D	V _{DDHV} and V _{DDBV} on read access	$T_{CPU} = 48 \text{ MHz}$	Data flash	—	—	4	mΑ
ICFMOD	СС	D	Sum of the current consumption on	Program/Erase on-going	Code flash			33	mA
IDFMOD	СС	D	modification (program/erase)	$f_{CPU} = 48 \text{ MHz}$	Data flash	—	—	6	mA



- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)
- Prequalification trials Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.

4.12.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC 61967-1 standard, which specifies the general conditions for EMI measurements.

Symbol		C Baramator		Conditions			Value		
		C	Farameter	Conditions			Тур	Мах	Unit
—	SR		Scan range			0.150	_	1000	MHz
f _{CPU}	SR		Operating frequency	Jency —		—	48		MHz
V _{DD_LV}	SR		LV operating voltages	—		—	1.28		V
S _{EMI}	СС	T Peak level V _{DD}		$V_{DD} = 5 V$, $T_A = 25 °C$, 100 LQFP package	No PLL frequency modulation	—	_	18	dBµ V
				$f_{OSC} = 8 \text{ MHz/}f_{CPU} = 48 \text{ MHz}$	± 2% PLL frequency modulation	—	—	14	dBµ V

Table 32. EMI radiated emission measurement^{1 2}

¹ EMI testing and I/O port waveforms per IEC 61967-1, -2, -4

² For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

4.12.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

4.12.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

NP

Electrical characteristics

In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

$$\tau_1 = (\mathbf{R}_{SW} + \mathbf{R}_{AD}) \bullet \frac{\mathbf{C}_P \bullet \mathbf{C}_S}{\mathbf{C}_P + \mathbf{C}_S}$$

Equation 5 can again be simplified considering only C_S as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time t_s is always much longer than the internal time constant:

$$\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll t_s$$

The charge of C_{P1} and C_{P2} is redistributed also on C_S , determining a new value of the voltage V_{A1} on the capacitance according to Equation 7:

$$V_{A1} \bullet (C_S + C_{P1} + C_{P2}) = V_A \bullet (C_{P1} + C_{P2})$$

2. A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance R_L : again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

$$\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time t_s , a constraints on R_L sizing is obtained:

$$10 \bullet \tau_2 = 10 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < t_s$$

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . Equation 10 must be respected (charge balance assuming now C_S already charged at V_{A1}):

Eqn. 10

Egn. 5

Eqn. 6

Eqn. 7

Eqn. 8

Eqn. 9

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the $R_F C_F$ filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant $R_F C_F$ of the filter is very high with respect to the sampling time (t_s). The filter is typically designed to act as anti-aliasing.









Figure 18. DSPI classic SPI timing – slave, CPHA = 0















Figure 26. 100 LQFP package mechanical drawing (Part 1 of 3)



Package characteristics

5.1.2 64 LQFP



Figure 29. 64 LQFP mechanical drawing (part 1 of 3)



6 Ordering information



Figure 32. Commercial product code structure



Document revision history

Revision	Date	Description of Changes
4	14 Jul 2011	Formatting and editorial changes throughout Device comparison table: for the "Total timer I/O eMIOS", changed "13 ch" to "14 ch" Features: Replaced "e200z0" with "e200z0h"; added an explanation of which LINFlex modules support master mode and slave MPC5601D/MPC5602D series block summary: • added definition for "AUTOSAB" acronym
		changed "System watchdog timer" to "Software watchdog timer"64 LQFP pin configuration (top view): changed pin 6 from VPP_TEST to VSS_HV Added section "Pad configuration during reset phases" Added section "Voltage supply pins"
		Added section "Pad types" Added section "System pins"
		Renamed and updated section "Functional ports" (was previously section "Pin muxing"); update includes replacing all instances of WKUP with WKPU (WKPU is the correct abbreviation for Wakeup Unit)
		Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality
		Added section "NVUSRO[WATCHDOG_EN] field description" Absolute maximum ratings: Removed "C" column from table
		Replaced "TBD" with "—" in T _{VDD} min value cell of 3.3 V and 5 V recommended operating conditions tables
		LQFP thermal characteristics: removed $R_{\theta JB}$ single layer board conditions; updated footnote 4
		 I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation"; updated I_{LKG} characteristics MEDIUM configuration output buffer electrical characteristics: changed "I_{OU} = 100 µA"
		to " $I_{OL} = 100 \ \mu$ A" in V_{OL} conditions
		Updated section "Voltage regulator electrical characteristics"
		Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added a fifth LVD (LVDHV3B); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; deleted note referencing power domain No. 2 (this domain is not present
		Updated and renamed section "Power consumption" (was previously section "Low voltage domain power consumption")
		Program and erase specifications (code flash): updated symbols; updated t _{esus} values Updated Flash memory read access timing
		Updated FMPLL electrical characteristics Crystal oscillator and resonator connection scheme: inserted footnote about possibly
		requiring a series resistor Fast internal RC oscillator (16 MHz) electrical characteristics: updated t _{FIRCSU} values
		Section "Input impedance and ADC accuracy": changed "V _A /V _{A2} " to "V _{A2} /V _A " in Equation 13
		updated conditions for conversion time V _{DD} = 5.0 V
		Commercial product code structure: added character for frequency; updated optional fields character and description
		Restored the revision history table and added an entry for Rev. 3.1 Updated Abbreviations

Table 45. Revision history (continued)