



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 11x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	14-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18325t-i-st

PIC16(L)F183XX

- Peripheral Pin Select (PPS):
 - I/O pin remapping of digital peripherals
- Up to 18 I/O Pins:
 - Individually programmable pull ups
 - Slew rate control
 - Interrupt-on-change with edge-select
 - Input level selection control (ST or TTL)
 - Digital open-drain enable

Analog Peripherals

- 10-Bit Analog-to-Digital Converter (ADC):
 - Up to 17 external channels
 - Conversion available during Sleep
- Comparator:
 - Up to two comparators
 - Low and High-Speed modes
 - Fixed Voltage Reference at inverting/noninverting input(s)
 - Comparator outputs externally accessible
- 5-Bit Digital-to-Analog Converter (DAC):
 - 5-bit resolution, rail-to-rail
 - Positive Reference Selection
 - Unbuffered I/O pin output
 - Internal connections to ADCs and comparators
- Voltage Reference:
 - Fixed Voltage Reference with 1.024V, 2.048V and 4.096V output levels

Clocking Structure

- High-Precision Internal Oscillator:
 - Selectable frequency range up to 32 MHz
- x2/x4 PLL with Internal and External Sources
- Low-Power Internal 32 kHz Oscillator (LFINTOSC)
- External 32 kHz Crystal Oscillator (SOCS)
- External High-Speed Crystal Oscillators

TABLE 1: PIC16(L)F183XX Family Types

Device	Data Sheet Index	Program Memory (KB)	Program Memory (KW)	EEPROM (B)	RAM (B)	I/Os ⁽¹⁾	10-bit ADCs	Comparators	5-bit DAC	Timers 0/1/2	CCP/PWM	CWG	EUSART	SPI	I ² C	CLC	NCO	PPS	ICD ⁽²⁾
PIC16(L)F18313	(A)	3.5	2	256	256	6	5	1	1	1/1/1	2/2	1	1	1	1	2	1	Y	I
PIC16(L)F18323	(A)	3.5	2	256	256	12	11	2	1	1/1/1	2/2	1	1	1	1	2	1	Y	I
PIC16(L)F18324	(B)	7	4	256	512	12	11	2	1	1/3/3	4/2	2	1	1	1	4	1	Y	I
PIC16(L)F18325	(C)	14	8	256	1K	12	11	2	1	1/3/3	4/2	2	1	2	2	4	1	Y	I
PIC16(L)F18326	(D)	28	16	256	2K	12	11	2	1	1/3/3	4/2	2	1	2	2	4	1	Y	I
PIC16(L)F18344	(B)	7	4	256	512	18	17	2	1	1/3/3	4/2	2	1	1	1	4	1	Y	I
PIC16(L)F18345	(C)	14	8	256	1K	18	17	2	1	1/3/3	4/2	2	1	2	2	4	1	Y	I
PIC16(L)F18346	(D)	28	16	256	2K	18	17	2	1	1/3/3	4/2	2	1	2	2	4	1	Y	I

Note 1: One pin is input-only.**Note 2:** Debugging Methods: (I) – Integrated on Chip; E – using Emulation Header.**Data Sheet Index:** (Unshaded devices are described in this document.)

- A)** DS40001799 PIC16(L)F18313/18323 Data Sheet, Full-Featured, Low Pin Count Microcontrollers with XLP
B) DS40001800 PIC16(L)F18324/18344 Data Sheet, Full-Featured, Low Pin Count Microcontrollers with XLP
C) DS40001795 PIC16(L)F18325/18345 Data Sheet, Full-Featured, Low Pin Count Microcontrollers with XLP
D) Future Release PIC16(L)F18326/18346 Data Sheet, Full-Featured, Low Pin Count Microcontrollers with XLP

Note: For other small form-factor package availability and marking information, please visit <http://www.microchip.com/packaging> or contact your local sales office.

PIC16(L)F183XX

TABLE 2: PACKAGES

Packages	PDIP	SOIC	UDFN	TSSOP	UQFN	SSOP
PIC16(L)F18313	X	X	X			
PIC16(L)F18323	X	X		X	X	
PIC16(L)F18324	X	X		X	X	
PIC16(L)F18325	X	X		X	X	
PIC16(L)F18326	X	X		X	X	
PIC16(L)F18344	X	X			X	X
PIC16(L)F18345	X	X			X	X
PIC16(L)F18346	X	X			X	X

Note: Pin details are subject to change.

PIN ALLOCATION TABLES

TABLE 3: 8-PIN ALLOCATION TABLE (PIC16(L)F18313)

I/O ⁽²⁾	8-Pin PDIP/SOIC/UDFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RA0	7	ANA0	—	C1IN0+	—	DAC1OUT	MDCIN1 ⁽¹⁾	—	—	—	—	—	TX ⁽¹⁾ CK ⁽¹⁾	CLCIN3 ⁽¹⁾	—	IOCA0	Y	ICDDAT/ ICSPDAT
RA1	6	ANA1	VREF+	C1IN0-	—	DAC1REF+	MDMIN ⁽¹⁾	—	—	—	—	SCK ⁽¹⁾ SCL ^(1,3,4)	RX ⁽¹⁾ DT ^(1,3)	CLCIN2 ⁽¹⁾	—	IOCA1	Y	ICDCLK/ ICSPCLK
RA2	5	ANA2	VREF-	—	—	DAC1REF-	—	T0CKI ⁽¹⁾	—	—	CWG1 ⁽¹⁾	SDA ^(1,3,4) SDO ⁽¹⁾	—	—	—	INT ⁽¹⁾ IOCA2	Y	—
RA3	4	—	—	—	—	—	—	—	—	—	—	SS ⁽⁴⁾	—	CLCIN0 ⁽¹⁾	—	IOCA3	Y	MCLR V _{PP}
RA4	3	ANA4	—	C1IN1-	—	—	—	T1G ⁽¹⁾ SOSCO	—	—	—	—	—	—	—	IOCA4	Y	CLKOUT OSC2
RA5	2	ANA5	—	—	—	—	MDCIN2 ⁽¹⁾	T1CKI ⁽¹⁾ SOSCIN SOSCI	CCP1 ⁽¹⁾ CCP2 ⁽¹⁾	—	—	—	—	CLCIN1 ⁽¹⁾	—	IOCA5	Y	CLKIN OSC1
V _{DD}	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V _{DD}
V _{SS}	8	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V _{SS}
OUT ⁽²⁾	—	—	—	C1OUT	NCO	—	DSM	TMR0	CCP1	PWM5	CWG1A	SDA ⁽³⁾	CK	CLC1OUT	CLKR	—	—	—
	—	—	—	—	—	—	—	—	CCP2	PWM6	CWG1B	SCL ⁽³⁾	DT ⁽³⁾	CLC2OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	—	CWG1C	SDO	TX	—	—	—	—	—
	—	—	—	—	—	—	—	—	—	—	CWG1D	SCK	—	—	—	—	—	—

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to the other pins (e.g., RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 4: 14/16-PIN ALLOCATION TABLE (PIC16(L)F18323)

I/O ⁽²⁾	14/16-Pin PDIP/SOIC/TSSOP	16-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RA0	13	12	ANA0	—	C1IN0+	—	DAC1OUT	—	—	—	—	—	—	—	—	—	IOCA0	Y	ICDDAT/ ICSPDAT
RA1	12	11	ANA1	VREF+	C1IN0- C2IN0-	—	DAC1REF+	—	—	—	—	—	—	—	—	—	IOCA1	Y	ICDCLK/ ICSPCLK
RA2	11	10	ANA2	VREF-	—	—	DAC1REF-	—	T0CKI ⁽¹⁾	—	—	CWG1 ⁽¹⁾	—	—	—	—	INT ⁽¹⁾ IOCA2	Y	—
RA3	4	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA3	Y	MCLR VPP
RA4	3	2	ANA4	—	—	—	—	—	T1G ⁽¹⁾ SOSCO	—	—	—	—	—	—	—	IOCA4	Y	CLKOUT OSC2
RA5	2	1	ANA5	—	—	—	—	—	T1CKI ⁽¹⁾ SOSCIN SOSCI	—	—	—	—	—	CLCIN3 ⁽¹⁾	—	IOCA5	Y	CLKIN OSC1
RC0	10	9	ANC0	—	C2IN0+	—	—	—	—	—	—	—	SCK ⁽¹⁾ SCL ^(1,3,4)	—	—	—	IOCC0	Y	—
RC1	9	8	ANC1	—	C1IN1- C2IN1-	—	—	—	—	—	—	—	SDI ⁽¹⁾ SDA ^(1,3,4)	—	CLCIN2 ⁽¹⁾	—	IOCC1	Y	—
RC2	8	7	ANC2	—	C1IN2- C2IN2-	—	—	MDCIN1 ⁽¹⁾	—	—	—	—	—	—	—	—	IOCC2	Y	—
RC3	7	6	ANC3	—	C1IN3- C2IN3-	—	—	MDMIN ⁽¹⁾	—	CCP2 ⁽¹⁾	—	—	SS ⁽¹⁾	—	CLCIN0 ⁽¹⁾	—	IOCC3	Y	—
RC4	6	5	ANC4	—	—	—	—	—	—	—	—	—	—	TX ⁽¹⁾ CK ⁽¹⁾	CLCIN1 ⁽¹⁾	—	IOCC4	Y	—
RC5	5	4	ANC5	—	—	—	—	MDCIN2 ⁽¹⁾	—	CCP1 ⁽¹⁾	—	—	—	RX ⁽¹⁾ DT ^(1,3)	—	—	IOCC5	Y	—
VDD	1	16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VDD
VSS	14	13	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VSS

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g. RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 4: 14/16-PIN ALLOCATION TABLE (PIC16(L)F18323) (CONTINUED)

I/O ⁽²⁾	14/16-Pin PDIP/SOIC/TSSOP	16-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
OUT ⁽²⁾	—	—	—	—	C1OUT	NCO	—	DSM	TMR0	CCP1	PWM5	CWG1A	SDA ⁽³⁾	CK	CLC1OUT	CLKR	—	—	—
	—	—	—	—	C2OUT	—	—	—	—	CCP2	PWM6	CWG1B	SCL ⁽³⁾	DT ⁽³⁾	CLC2OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	—	—	CWG1C	SDO	TX	—	—	—	—	—
	—	—	—	—	—	—	—	—	—	—	—	CWG1D	SCK	—	—	—	—	—	—

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g. RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 5: 14/16-PIN ALLOCATION TABLE (PIC16(L)F18324)

I/O ⁽²⁾	14/16-Pin PDIP/SOIC/TSSOP	16-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RA0	13	12	ANA0	—	C1IN0+	—	DAC1OUT	—	—	—	—	—	—	—	—	—	IOCA0	Y	ICDDAT/ ICSPDAT
RA1	12	11	ANA1	VREF+	C1IN0- C2IN0-	—	DAC1REF+	—	—	—	—	—	—	—	—	—	IOCA1	Y	ICDCLK/ ICSPCLK
RA2	11	10	ANA2	VREF-	—	—	DAC1REF-	—	T0CKI ⁽¹⁾	CCP3 ⁽¹⁾	—	CWG1 ⁽¹⁾ CWG2 ⁽¹⁾	—	—	—	—	INT ⁽¹⁾ IOCA2	Y	—
RA3	4	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA3	Y	MCLR V _{PP}
RA4	3	2	ANA4	—	—	—	—	—	T1G ⁽⁴⁾ SOSCO	—	—	—	—	—	—	—	IOCA4	Y	CLKOUT OSC2
RA5	2	1	ANA5	—	—	—	—	—	T1CKI ⁽¹⁾ SOSCIN SOSCI	—	—	—	—	—	CLCIN3 ⁽¹⁾	—	IOCA5	Y	CLKIN OSC1
RC0	10	9	ANC0	—	C2IN0+	—	—	—	T5CKI ⁽¹⁾	—	—	—	SCK ⁽¹⁾ SCL ^(1,3,4)	—	—	—	IOCC0	Y	—
RC1	9	8	ANC1	—	C1IN1- C2IN1-	—	—	—	—	CCP4 ⁽¹⁾	—	—	SDI ⁽¹⁾ SDA ^(1,3,4)	—	CLCIN2 ⁽¹⁾	—	IOCC1	Y	—
RC2	8	7	ANC2	—	C1IN2- C2IN2-	—	—	MDCIN1 ⁽¹⁾	—	—	—	—	—	—	—	—	IOCC2	Y	—
RC3	7	6	ANC3	—	C1IN3- C2IN3-	—	—	MDMIN ⁽¹⁾	T5G ⁽¹⁾	CCP2 ⁽¹⁾	—	—	SS ⁽¹⁾	—	CLCIN0 ⁽¹⁾	—	IOCC3	Y	—
RC4	6	5	ANC4	—	—	—	—	—	T3G ⁽¹⁾	—	—	—	—	TX ⁽¹⁾ CK ⁽¹⁾	CLCIN1 ⁽¹⁾	—	IOCC4	Y	—
RC5	5	4	ANC5	—	—	—	—	MDCIN2 ⁽¹⁾	T3CKI ⁽¹⁾	CCP1 ⁽¹⁾	—	—	—	RX ⁽¹⁾ DT ^(1,3)	—	—	IOCC5	Y	—
V _{DD}	1	16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V _{DD}
V _{SS}	14	13	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	V _{SS}

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g. RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 5: 14/16-PIN ALLOCATION TABLE (PIC16(L)F18324) (CONTINUED)

I/O ⁽²⁾	14/16-Pin PDIP/SOIC/TSSOP	16-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
OUT ⁽²⁾	—	—	—	—	C1OUT	NCO	—	DSM	TMR0	CCP1	PWM5	CWG1A CWG2A	SDA ⁽³⁾	CK	CLC1OUT	CLKR	—	—	—
	—	—	—	—	C2OUT	—	—	—	—	CCP2	PWM6	CWG1B CWG2B	SCL ⁽³⁾	DT ⁽³⁾	CLC2OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	CCP3	—	CWG1C CWG2C	SDO	TX	CLC3OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	CCP4	—	CWG1D CWG2D	SCK	—	CLC4OUT	—	—	—	—

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g. RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 6: 14/16-PIN ALLOCATION TABLE (PIC16(L)F18325)

I/O ⁽²⁾	14/16-Pin PDIP/SOIC/TSSOP	16-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RA0	13	12	ANA0	—	C1IN0+	—	DAC1OUT	—	—	—	—	—	SS2 ⁽¹⁾	—	—	—	IOCA0	Y	ICDDAT/ ICSPDAT
RA1	12	11	ANA1	VREF +	C1IN0- C2IN0-	—	DAC1REF+	—	—	—	—	—	—	—	—	—	IOCA1	Y	ICDCLK/ ICSPCLK
RA2	11	10	ANA2	VREF-	—	—	DAC1REF-	—	T0CK1 ⁽¹⁾	CCP3 ⁽¹⁾	—	CWG1 ⁽¹⁾ CWG2 ⁽¹⁾	—	—	—	—	INT ⁽¹⁾ IOCA2	Y	—
RA3	4	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA3	Y	MCLR V _{PP}
RA4	3	2	ANA4	—	—	—	—	—	T1G ⁽¹⁾ SOSCO	—	—	—	—	—	—	—	IOCA4	Y	CLKOUT OSC2
RA5	2	1	ANA5	—	—	—	—	—	T1CK1 ⁽¹⁾ SOSCIN SOSCI	—	—	—	—	—	CLCIN3 ⁽¹⁾	—	IOCA5	Y	CLKIN OSC1
RC0	10	9	ANC0	—	C2IN0+	—	—	—	T5CK1 ⁽¹⁾	—	—	—	SCK1 ⁽¹⁾ SCL1 ^(1,3,4)	—	—	—	IOCC0	Y	—
RC1	9	8	ANC1	—	C1IN1- C2IN1-	—	—	—	—	CCP4 ⁽¹⁾	—	—	SDI1 ⁽¹⁾ SDA1 ^(1,3,4)	—	CLCIN2 ⁽¹⁾	—	IOCC1	Y	—
RC2	8	7	ANC2	—	C1IN2- C2IN2-	—	—	MDCIN1 ⁽¹⁾	—	—	—	—	—	—	—	—	IOCC2	Y	—
RC3	7	6	ANC3	—	C1IN3- C2IN3-	—	—	MDMIN ⁽¹⁾	T5G ⁽¹⁾	CCP2 ⁽¹⁾	—	—	SS1 ⁽¹⁾	—	CLCIN0 ⁽¹⁾	—	IOCC3	Y	—
RC4	6	5	ANC4	—	—	—	—	—	T3G ⁽¹⁾	—	—	—	SCK2 ⁽¹⁾ SCL2 ^(1,3,4)	TX ⁽¹⁾ CK ⁽¹⁾	CLCIN1 ⁽¹⁾	—	IOCC4	Y	—
RC5	5	4	ANC5	—	—	—	—	MDCIN2 ⁽¹⁾	T3CK1 ⁽¹⁾	CCP1 ⁽¹⁾	—	—	SDI2 ⁽¹⁾ SDA2 ^(1,3,4)	RX ⁽¹⁾ DT ^(1,3)	—	—	IOCC5	Y	—
VDD	1	16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VDD
VSS	14	13	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VSS

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g. RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 6: 14/16-PIN ALLOCATION TABLE (PIC16(L)F18325) (CONTINUED)

I/O ⁽²⁾	14/16-Pin PDIP/SOIC/TSSOP	16-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
OUT ⁽²⁾	—	—	—	—	C1OUT	DDS	—	DSM	TMR0	CCP1	PWM5	CWG1A CWG2A	SDA1 ⁽³⁾ SDA2 ⁽³⁾	CK	CLC1OUT	CLKR	—	—	—
	—	—	—	—	C2OUT	—	—	—	—	CCP2	PWM6	CWG1B CWG2B	SCL1 ⁽³⁾ SCL2 ⁽³⁾	DT ⁽³⁾	CLC2OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	CCP3	—	CWG1C CWG2C	SDO1 SDO2	TX	CLC3OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	CCP4	—	CWG1D CWG2D	SCK1 SCK2	—	CLC4OUT	—	—	—	—

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g. RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 7: 14/16-PIN ALLOCATION TABLE (PIC16(L)F18326)

I/O ⁽²⁾	14/16-Pin PDIP/SOIC/TSSOP	16-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RA0	13	12	ANA0	—	C1IN0+	—	DAC1OUT	—	—	—	—	—	SS2 ⁽¹⁾	—	—	—	IOCA0	Y	ICDDAT/ ICSPDAT
RA1	12	11	ANA1	VREF +	C1IN0- C2IN0-	—	DAC1REF+	—	—	—	—	—	—	—	—	—	IOCA1	Y	ICDCLK/ ICSPCLK
RA2	11	10	ANA2	VREF-	—	—	DAC1REF-	—	T0CK1 ⁽¹⁾	CCP3 ⁽¹⁾	—	CWG1 ⁽¹⁾ CWG2 ⁽¹⁾	—	—	—	—	INT ⁽¹⁾ IOCA2	Y	—
RA3	4	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA3	Y	MCLR VPP
RA4	3	2	ANA4	—	—	—	—	—	T1G ⁽¹⁾ SOSCO	—	—	—	—	—	—	—	IOCA4	Y	CLKOUT OSC2
RA5	2	1	ANA5	—	—	—	—	—	T1CK1 ⁽¹⁾ SOSCIN SOSCI	—	—	—	—	—	CLCIN3 ⁽¹⁾	—	IOCA5	Y	CLKIN OSC1
RC0	10	9	ANC0	—	C2IN0+	—	—	—	T5CK1 ⁽¹⁾	—	—	—	SCK1 ⁽¹⁾ SCL1 ^(1,3,4)	—	—	—	IOCC0	Y	—
RC1	9	8	ANC1	—	C1IN1- C2IN1-	—	—	—	—	CCP4 ⁽¹⁾	—	—	SDI1 ⁽¹⁾ SDA1 ^(1,3,4)	—	CLCIN2 ⁽¹⁾	—	IOCC1	Y	—
RC2	8	7	ANC2	—	C1IN2- C2IN2-	—	—	MDCIN1 ⁽¹⁾	—	—	—	—	—	—	—	—	IOCC2	Y	—
RC3	7	6	ANC3	—	C1IN3- C2IN3-	—	—	MDMIN ⁽¹⁾	T5G ⁽¹⁾	CCP2 ⁽¹⁾	—	—	SS1 ⁽¹⁾	—	CLCIN0 ⁽¹⁾	—	IOCC3	Y	—
RC4	6	5	ANC4	—	—	—	—	—	T3G ⁽¹⁾	—	—	—	SCK2 ⁽¹⁾ SCL2 ^(1,3,4)	TX ⁽¹⁾ CK ⁽¹⁾	CLCIN1 ⁽¹⁾	—	IOCC4	Y	—
RC5	5	4	ANC5	—	—	—	—	MDCIN2 ⁽¹⁾	T3CK1 ⁽¹⁾	CCP1 ⁽¹⁾	—	—	SDI2 ⁽¹⁾ SDA2 ^(1,3,4)	RX ⁽¹⁾ DT ^(1,3)	—	—	IOCC5	Y	—
VDD	1	16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VDD
VSS	14	13	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VSS

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g. RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 7: 14/16-PIN ALLOCATION TABLE (PIC16(L)F18326) (CONTINUED)

I/O ⁽²⁾	14/16-Pin PDIP/SOIC/TSSOP	16-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
OUT ⁽²⁾	—	—	—	—	C1OUT	DDS	—	DSM	TMR0	CCP1	PWM5	CWG1A CWG2A	SDA1 ⁽³⁾ SDA2 ⁽³⁾	CK	CLC1OUT	CLKR	—	—	—
	—	—	—	—	C2OUT	—	—	—	—	CCP2	PWM6	CWG1B CWG2B	SCL1 ⁽³⁾ SCL2 ⁽³⁾	DT ⁽³⁾	CLC2OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	CCP3	—	CWG1C CWG2C	SDO1 SDO2	TX	CLC3OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	CCP4	—	CWG1D CWG2D	SCK1 SCK2	—	CLC4OUT	—	—	—	—

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g. RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 8: 20-PIN ALLOCATION TABLE (PIC16(L)F18344)

I/O ⁽²⁾	20-Pin PDIP/SOIC/SSOP	20-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RA0	19	16	ANA0	—	C1IN0+	—	DAC1OUT	—	—	—	—	—	—	—	—	—	IOCA0	Y	ICDDAT/ ICSPDAT
RA1	18	15	ANA1	VREF +	C1IN0- C2IN0-	—	DAC1REF+	—	—	—	—	—	—	—	—	—	IOCA1	Y	ICDCLK/ ICSPCLK
RA2	17	14	ANA2	VREF-	—	—	DAC1REF-	—	T0CKI ⁽¹⁾	CCP3 ⁽¹⁾	—	CWG1 ⁽¹⁾ CWG2 ⁽¹⁾	—	—	CLCIN0 ⁽¹⁾	—	INT ⁽¹⁾ IOCA2	Y	—
RA3	4	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA3	Y	MCLR VPP
RA4	3	20	ANA4	—	—	—	—	—	T1G ⁽¹⁾ T3G ⁽¹⁾ T5G ⁽¹⁾ SOSCO	CCP4 ⁽¹⁾	—	—	—	—	—	—	IOCA4	Y	CLKOUT OSC2
RA5	2	19	ANA5	—	—	—	—	—	T1CKI ⁽¹⁾ T3CKI ⁽¹⁾ T5CKI ⁽¹⁾ SOSCIN SOSCI	—	—	—	—	—	—	—	IOCA5	Y	CLKIN OSC1
RB4	13	10	ANB4	—	—	—	—	—	—	—	—	—	SDI ⁽¹⁾ SDA ^(1,3,4)	—	CLCIN2 ⁽¹⁾	—	IOCB4	Y	—
RB5	12	9	ANB5	—	—	—	—	—	—	—	—	—	—	RX ⁽¹⁾ DT ⁽¹⁾	CLCIN3 ⁽¹⁾	—	IOCB5	Y	—
RB6	11	8	ANB6	—	—	—	—	—	—	—	—	—	SCK ⁽¹⁾ SCL ^(1,3,4)	—	—	—	IOCB6	Y	—
RB7	10	7	ANB7	—	—	—	—	—	—	—	—	—	—	TX ⁽¹⁾ CK ⁽¹⁾	—	—	IOCB7	Y	—
RC0	16	13	ANC0	—	C2IN0+	—	—	—	—	—	—	—	—	—	—	—	IOCC0	Y	—
RC1	15	12	ANC1	—	C1IN1- C2IN1-	—	—	—	—	—	—	—	—	—	—	—	IOCC1	Y	—
RC2	14	11	ANC2	—	C1IN2- C2IN2-	—	—	MDCIN1 ⁽¹⁾	—	—	—	—	—	—	—	—	IOCC2	Y	—

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g., RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 8: 20-PIN ALLOCATION TABLE (PIC16(L)F18344) (CONTINUED)

I/O ⁽²⁾	20-Pin PDI/SS/CI/IO/SDA/I ² C SCL	20-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RC3	7	4	ANC3	—	C1IN3- C2IN3-	—	—	MDMIN ⁽¹⁾	—	CCP2 ⁽¹⁾	—	—	—	—	CLCIN1 ⁽¹⁾	—	IOCC3	Y	—
RC4	6	3	ANC4	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCC4	Y	—
RC5	5	2	ANC5	—	—	—	—	MDCIN2 ⁽¹⁾	—	CCP1 ⁽¹⁾	—	—	—	—	—	—	IOCC5	Y	—
RC6	8	5	ANC6	—	—	—	—	—	—	—	—	—	SS ⁽¹⁾	—	—	—	IOCC6	Y	—
RC7	9	6	ANC7	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCC7	Y	—
VDD	1	18	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VDD
VSS	20	17	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VSS
OUT ⁽²⁾	—	—	—	—	C1OUT	NCO	—	DSM	TMR0	CCP1	PWM5	CWG1A CWG2A	SDO	DT ⁽³⁾	CLC1OUT	CLKR	—	—	—
	—	—	—	—	C2OUT	—	—	—	—	CCP2	PWM6	CWG1B CWG2B	SCK	CK	CLC2OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	CCP3	—	CWG1C CWG2C	SCL ⁽³⁾	TX	CLC3OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	CCP4	—	CWG1D CWG2D	SDA ⁽³⁾	—	CLC4OUT	—	—	—	—

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g., RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 9: 20-PIN ALLOCATION TABLE (PIC16(L)F18345)

I/O ⁽²⁾	20-Pin PDIP/20-Pin UQFN	20-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RA0	19	16	ANA0	—	C1IN0+	—	DAC1OUT	—	—	—	—	—	—	—	—	—	IOCA0	Y	ICDDAT/ ICSPDAT
RA1	18	15	ANA1	VREF +	C1IN0- C2IN0-	—	DAC1REF+	—	—	—	—	—	SS2 ⁽¹⁾	—	—	—	IOCA1	Y	ICDCLK/ ICSPCLK
RA2	17	14	ANA2	VREF-	—	—	DAC1REF-	—	T0CKI ⁽¹⁾	CCP3 ⁽¹⁾	—	CWG1 ⁽¹⁾ CWG2 ⁽¹⁾	—	—	CLCIN0 ⁽¹⁾	—	INT ⁽¹⁾ IOCA2	Y	—
RA3	4	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA3	Y	MCLR VPP
RA4	3	20	ANA4	—	—	—	—	—	T1G ⁽¹⁾ T3G ⁽¹⁾ T5G ⁽¹⁾ SOSCO	CCP4 ⁽¹⁾	—	—	—	—	—	—	IOCA4	Y	CLKOUT OSC2
RA5	2	19	ANA5	—	—	—	—	—	T1CKI ⁽¹⁾ T3CKI ⁽¹⁾ T5CKI ⁽¹⁾ SOSCIN SOSCI	—	—	—	—	—	—	—	IOCA5	Y	CLKIN OSC1
RB4	13	10	ANB4	—	—	—	—	—	—	—	—	—	SDI1 ⁽¹⁾ SDA1 ^(1,3,4)	—	CLCIN2 ⁽¹⁾	—	IOCB4	Y	—
RB5	12	9	ANB5	—	—	—	—	—	—	—	—	—	SDI2 ⁽¹⁾ SDA2 ^(1,3,4)	RX ⁽¹⁾ DT ⁽¹⁾	CLCIN3 ⁽¹⁾	—	IOCB5	Y	—
RB6	11	8	ANB6	—	—	—	—	—	—	—	—	—	SCK1 ⁽¹⁾ SCL1 ^(1,3,4)	—	—	—	IOCB6	Y	—
RB7	10	7	ANB7	—	—	—	—	—	—	—	—	—	SCK2 ⁽¹⁾ SCL2 ^(1,3,4)	TX ⁽¹⁾ CK ⁽¹⁾	—	—	IOCB7	Y	—
RC0	16	13	ANC0	—	C2IN0+	—	—	—	—	—	—	—	—	—	—	—	IOCC0	Y	—
RC1	15	12	ANC1	—	C1IN1- C2IN1-	—	—	—	—	—	—	—	—	—	—	—	IOCC1	Y	—
RC2	14	11	ANC2	—	C1IN2- C2IN2-	—	—	MDCIN1 ⁽¹⁾	—	—	—	—	—	—	—	—	IOCC2	Y	—
RC3	7	4	ANC3	—	C1IN3- C2IN3-	—	—	MDMIN ⁽¹⁾	—	CCP2 ⁽¹⁾	—	—	—	—	CLCIN1 ⁽¹⁾	—	IOCC3	Y	—

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g., RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 10: 20-PIN ALLOCATION TABLE (PIC16(L)F18346)

I/O	20-Pin PDIP/SOIC/SSOP	20-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RA0	19	16	ANA0	—	C1IN0+	—	DAC1OUT	—	—	—	—	—	—	—	—	—	IOCA0	Y	ICDDAT/ ICSPDAT
RA1	18	15	ANA1	VREF +	C1IN0- C2IN0-	—	DAC1REF+	—	—	—	—	—	SS2 ⁽¹⁾	—	—	—	IOCA1	Y	ICDCLK/ ICSPCLK
RA2	17	14	ANA2	VREF-	—	—	DAC1REF-	—	T0CK1 ⁽¹⁾	CCP3 ⁽¹⁾	—	CWG1 ⁽¹⁾ CWG2 ⁽¹⁾	—	—	CLCIN0 ⁽¹⁾	—	INT ⁽¹⁾ IOCA2	Y	—
RA3	4	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCA3	Y	MCLR VPP
RA4	3	20	ANA4	—	—	—	—	—	T1G ⁽¹⁾ T3G ⁽¹⁾ T5G ⁽¹⁾ SOSCO	CCP4 ⁽¹⁾	—	—	—	—	—	—	IOCA4	Y	CLKOUT OSC2
RA5	2	19	ANA5	—	—	—	—	—	T1CK1 ⁽¹⁾ T3CK1 ⁽¹⁾ T5CK1 ⁽¹⁾ SOSCIN SOSCI	—	—	—	—	—	—	—	IOCA5	Y	CLKIN OSC1
RB4	13	10	ANB4	—	—	—	—	—	—	—	—	—	SDI1 ⁽¹⁾ SDA1 ^(1,3,4)	—	CLCIN2 ⁽¹⁾	—	IOCB4	Y	—
RB5	12	9	ANB5	—	—	—	—	—	—	—	—	—	SDI2 ⁽¹⁾ SDA2 ^(1,3,4)	RX ⁽¹⁾ DT ⁽¹⁾	CLCIN3 ⁽¹⁾	—	IOCB5	Y	—
RB6	11	8	ANB6	—	—	—	—	—	—	—	—	—	SCK1 ⁽¹⁾ SCL1 ^(1,3,4)	—	—	—	IOCB6	Y	—
RB7	10	7	ANB7	—	—	—	—	—	—	—	—	—	SCK2 ⁽¹⁾ SCL2 ^(1,3,4)	TX ⁽¹⁾ CK ⁽¹⁾	—	—	IOCB7	Y	—
RC0	16	13	ANC0	—	C2IN0+	—	—	—	—	—	—	—	—	—	—	—	IOCC0	Y	—
RC1	15	12	ANC1	—	C1IN1- C2IN1-	—	—	—	—	—	—	—	—	—	—	—	IOCC1	Y	—
RC2	14	11	ANC2	—	C1IN2- C2IN2-	—	—	MDCIN1 ⁽¹⁾	—	—	—	—	—	—	—	—	IOCC2	Y	—

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g., RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

TABLE 10: 20-PIN ALLOCATION TABLE (PIC16(L)F18346) (CONTINUED)

I/O ⁽²⁾	20-Pin PDI/SS/CI/OC/ID/IDP	20-Pin UQFN	ADC	Reference	Comparator	NCO	DAC	DSM	Timers	CCP	PWM	CWG	MSSP	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RC3	7	4	ANC3	—	C1IN3- C2IN3-	—	—	MDMIN ⁽¹⁾	—	CCP2 ⁽¹⁾	—	—	—	—	CLCIN1 ⁽¹⁾	—	IOCC3	Y	—
RC4	6	3	ANC4	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCC4	Y	—
RC5	5	2	ANC5	—	—	—	—	MDCIN2 ⁽¹⁾	—	CCP1 ⁽¹⁾	—	—	—	—	—	—	IOCC5	Y	—
RC6	8	5	ANC6	—	—	—	—	—	—	—	—	—	SS ⁽⁴⁾	—	—	—	IOCC6	Y	—
RC7	9	6	ANC7	—	—	—	—	—	—	—	—	—	—	—	—	—	IOCC7	Y	—
VDD	1	18	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VDD
VSS	20	17	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VSS
OUT ⁽²⁾	—	—	—	—	C1OUT	NCO	—	DSM	TMR0	CCP1	PWM5	CWG1A CWG2A	SDO1 SDO2	DT ⁽³⁾	CLC1OUT	CLKR	—	—	—
	—	—	—	—	C2OUT	—	—	—	—	CCP2	PWM6	CWG1B CWG2B	SCK1 SCK2	CK	CLC2OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	CCP3	—	CWG1C CWG2C	SCL1 ⁽³⁾ SCL2 ⁽³⁾	TX	CLC3OUT	—	—	—	—
	—	—	—	—	—	—	—	—	—	CCP4	—	CWG1D CWG2D	SDA1 ⁽³⁾ SDA2 ⁽³⁾	—	CLC4OUT	—	—	—	—

- Note**
- 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers.
 - 2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.
 - 3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.
 - 4: These pins are configured for I²C logic levels; clock and data signals may be assigned to any of these pins. Assignments to other pins (e.g., RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0183-4

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949 ==

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

