

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

•XFI

Product Status	Obsolete
Core Processor	C500
Core Size	8-Bit
Speed	20MHz
Connectivity	CANbus, EBI/EMI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (32K x 8)
Program Memory Type	OTP
EEPROM Size	
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	4.25V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	PG-MQFP-44-2
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/c505ca4emcafxqma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2000-12

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 2000. All Rights Reserved.

#### **Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Features (continued) :

- 32 + 2 digital I/O lines
  - Four 8-bit digital I/O ports
  - One 2-bit digital I/O port (port 4)
  - Port 1 with mixed analog/digital I/O capability
- Three 16-bit timers/counters
  - Timer 0 / 1 (C501 compatible)
- Timer 2 with 4 channels for 16-bit capture/compare operation
- Full duplex serial interface with programmable baudrate generator (USART)
- Full CAN Module, version 2.0 B compliant (C505C and C505CA only)
  - 256 register/data bytes located in external data memory area
  - 1 MBaud CAN baudrate when operating frequency is equal to or above 8 MHz
  - internal CAN clock prescaler when input frequency is over 10 MHz
- On-chip A/D Converter
  - up to 8 analog inputs
  - C505/C505C : 8-bit resolution
  - C505A/C505CA: 10-bit resolution
- Twelve interrupt sources with four priority levels
- On-chip emulation support logic (Enhanced Hooks Technology <sup>™</sup>)
- Programmable 15-bit watchdog timer
- Oscillator watchdog
- Fast power on reset
- Power Saving Modes
  - Slow-down mode
  - Idle mode (can be combined with slow-down mode)
  - Software power-down mode with wake up capability through P3.2/INT0 or P4.1/RXDC pin
- P-MQFP-44 package
- Pin configuration is compatible to C501, C504, C511/C513-family
- Temperature ranges:

SAB-C505 versions	$T_A = 0$ to 70 °C
SAF-C505 versions	$T_{A} = -40 \text{ to } 85^{\circ}\text{C}$
SAH-C505 versions	$T_{A} = -40$ to 110°C
SAK-C505 versions	$T_{A} = -40$ to $125^{\circ}C$



# Table 2Pin Definitions and Functions (cont'd)

Symbol	Pin Number	I/O *)	Function
P4.0 P4.1	6 28	I/O I/O	Port 4is a 2-bit quasi-bidirectional port with internal pull-up arrangement. Port 4 pins that have 1's written to them are pulled high by the internal pull-up transistors and in that state can be used as inputs. As inputs, port 4 pins being externally pulled low will source current ( $I_{IL}$ , in the DC characteristics) because of the internal pullup transistors. The output latch corresponding to the secondary function RXDC must be programmed to a one (1) for that function to operate. The secondary functions are assigned to the two pins of port 4 as follows (C505C and C505CA only) : P4.0 / TXDC P4.1 / RXDC
XTAL2	14	0	<b>XTAL2</b> Output of the inverting oscillator amplifier.
XTAL1	15	I	XTAL1 Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. To operate above a frequency of 16 MHz, a duty cycle of the etxernal clock signal of 50 % should be maintained. Minimum and maximum high and low times as well as rise/ fall times specified in the AC characteristics must be observed.

\*) I = Input

O= Output



#### Special Function Registers

The registers, except the program counter and the four general purpose register banks, reside in the special function register area. The special function register area consists of two portions : the standard special function register area and the mapped special function register area. Five special function register of the C505 (PCON1,P1ANA, VR0, VR1, VR2) are located in the mapped special function register area. For accessing the mapped special function register area, bit RMAP in special function register SYSCON must be set. All other special function registers are located in the standard special function register area which is accessed when RMAP is cleared ("0").

The registers and data locations of the CAN controller (CAN-SFRs) are located in the external data memory area at addresses  $F700_{\text{H}}$  to  $F7FF_{\text{H}}$ .

# Special Function Register SYSCON (Address B1<sub>H</sub>) (C505CA only)

Reset Value : XX100X01<sub>B</sub> Reset Value : XX100001<sub>B</sub>



The functions of the shaded bits are not described here. 1) This bit is only available in the C505CA.

Bit	Function
RMAP	<ul> <li>Special function register map bit</li> <li>RMAP = 0 : The access to the non-mapped (standard) special function register area is enabled.</li> <li>RMAP = 1 : The access to the mapped special function register area is enabled.</li> </ul>
CSWO	CAN Controller switch-off bit CSWO = 0 : CAN Controller is enabled (default after reset). CSWO = 1 : CAN Controller is switched off.

As long as bit RMAP is set, mapped special function register area can be accessed. This bit is not cleared by hardware automatically. Thus, when non-mapped/mapped registers are to be accessed, the bit RMAP must be cleared/set respectively by software.

All SFRs with addresses where address bits 0-2 are 0 (e.g.  $80_H$ ,  $88_H$ ,  $90_H$ ,  $98_H$ , ...,  $F8_H$ ,  $FF_H$ ) are bitaddressable.

The 52 special function registers (SFRs) in the standard and mapped SFR area include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. The SFRs of the C505 are listed in **Table 3** and **Table 4**. In **Table 3** they are organized in groups which refer to the functional blocks of the C505. The CAN-SFRs (applicable for the C505C and C505CA only) are also included in **Table 3**. **Table 4** illustrates the contents of the SFRs in numeric order of their addresses. **Table 5** list the CAN-SFRs in numeric order of their addresses.



# Table 4 Contents of the SFRs, SFRs in numeric order of their addresses (cont'd)

Addr	Register	Content after Reset <sup>1)</sup>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
В0 <sub>Н</sub> ²)	P3	FFH	RD	WR	T1	то	INT1	<b>INTO</b>	TxD	RxD
B1 <sub>H</sub>	SYSCON 3)	XX10- 0X01 <sub>B</sub>	_	_	EALE	RMAP	CMOD	_	XMAP1	XMAP0
B1 <sub>H</sub>	SYSCON 4)	XX10- 0001 <sub>B</sub>	-	_	EALE	RMAP	CMOD	CSWO	XMAP1	XMAP0
B8 <sub>H</sub> 2)	IEN1	00 <sub>H</sub>	EXEN2	SWDT	EX6	EX5	EX4	EX3	ECAN	EADC
B9 <sub>H</sub>	IP1	XX00- 0000 <sub>B</sub>	_	_	.5	.4	.3	.2	.1	.0
BA <sub>H</sub>	SRELH	xxxx- XX11 <sub>B</sub>	_	_	_	_	_	_	.1	.0
C0 <sub>H</sub> <sup>2)</sup>	IRCON	00 <sub>H</sub>	EXF2	TF2	IEX6	IEX5	IEX4	IEX3	SWI	IADC
C1 <sub>H</sub>	CCEN	00 <sub>H</sub>	COCA H3	COCAL 3	COCA H2	COCAL 2	COCA H1	COCAL 1	COCA H0	COCAL 0
C2 <sub>H</sub>	CCL1	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
C3 <sub>H</sub>	CCH1	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
C4 <sub>H</sub>	CCL2	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
C5 <sub>H</sub>	CCH2	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
C6 <sub>H</sub>	CCL3	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
C7 <sub>H</sub>	ССНЗ	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
C8 <sub>H</sub> ²)	T2CON	00X0- 0000 <sub>B</sub>	T2PS	I3FR	-	T2R1	T2R0	T2CM	T2I1	T2I0
CAH	CRCL	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
Св <sub>Н</sub>	CRCH	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
сс <sup>н</sup>	TL2	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
CDH	TH2	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
D0H <sup>2)</sup>	PSW	00 <sub>H</sub>	CY	AC	F0	RS1	RS0	OV	F1	Р
D8 <sub>H</sub> ²)	ADCON0	00X0- 0000 <sub>B</sub>	BD	CLK	_	BSY	ADM	MX2	MX1	MX0

1) X means that the value is undefined and the location is reserved

2) Bit-addressable special function registers

3) C505 /C505C/C505A only

4) C505CA only



### Timer/Counter 2 with Compare/Capture/Reload

The timer 2 of the C505 provides additional compare/capture/reload features. which allow the selection of the following operating modes:

- Compare : up to 4 PWM signals with 16-bit/300 ns resolution (@ 20 MHz clock)
- Capture : up to 4 high speed capture inputs with 300 ns resolution
- Reload : modulation of timer 2 cycle time

The block diagram in **Figure 11** shows the general configuration of timer 2 with the additional compare/capture/reload registers. The I/O pins which can used for timer 2 control are located as multifunctional port functions at port 1.



#### Figure 11 Timer 2 Block Diagram



#### Compare Mode 1

If compare mode 1 is enabled and the software writes to the appropriate output latch at the port, the new value will not appear at the output pin until the next compare match occurs. Thus, it can be choosen whether the output signal has to make a new transition (1-to-0 or 0-to-1, depending on the actual pin-level) or should keep its old value at the time when the timer value matches the stored compare value.

In compare mode 1 (see **Figure 13**) the port circuit consists of two separate latches. One latch (which acts as a "shadow latch") can be written under software control, but its value will only be transferred to the port latch (and thus to the port pin) when a compare match occurs.



#### Figure 13 Compare Function in Compare Mode 1

#### **Timer 2 Capture Modes**

Each of the compare/capture registers CC1 to CC3 and the CRC register can be used to latch the current 16-bit value of the timer 2 registers TL2 and TH2. Two different modes are provided for this function.

In mode 0, the external event causing a capture is :

- for CC registers 1 to 3: a positive transition at pins CC1 to CC3 of port 1
- for the CRC register: a positive or negative transition at the corresponding pin, depending on the status of the bit I3FR in SFR T2CON.

In <u>mode 1</u> a capture occurs in response to a write instruction to the low order byte of a capture register. The write-to-register signal (e.g. write-to-CRCL) is used to initiate a capture. The timer 2 contents will be latched into the appropriate capture register in the cycle following the write instruction. In this mode no interrupt request will be generated.



# 8-Bit A/D Converter (C505 and C505C only)

The C505/C505C includes a high performance / high speed 8-bit A/D converter (ADC) with 8 analog input channels. It operates with a successive approximation technique and provides the following features:

- 8 multiplexed input channels (port 1), which can also be used as digital outputs/inputs
- 8-bit resolution
- Internal start-of-conversion trigger
- Interrupt request generation after each conversion
- Single or continuous conversion mode

The 8-bit ADC uses two clock signals for operation : the conversion clock  $f_{ADC}$  (=1/ $t_{ADC}$ ) and the input clock  $f_{IN}$  (1/ $t_{IN}$ ).  $f_{ADC}$  is derived from the C505 system clock  $f_{OSC}$  which is applied at the XTAL pins via the ADC clock prescaler as shown in **Figure 17**. The input clock is equal to  $f_{OSC}$ . The conversion clock  $f_{ADC}$  is limited to a maximum frequency of 1.25 MHz. Therefore, the ADC clock prescaler must be programmed to a value which assures that the conversion clock does not exceed 1.25 MHz. The prescaler ratio is selected by the bits ADCL1 and ADCL0 of SFR ADCON1.



#### Figure 17 8-Bit A/D Converter Clock Selection



### Fail Save Mechanisms

The C505 offers enhanced fail safe mechanisms, which allow an automatic recovery from software upset or hardware failure :

- a programmable watchdog timer (WDT), with variable time-out period from 192  $\mu$ s up to approx. 393.2 ms at 16 MHz (314.5 ms at 20 MHz).
- an oscillator watchdog (OWD) which monitors the on-chip oscillator and forces the microcontroller into reset state in case the on-chip oscillator fails; it also provides the clock for a fast internal reset after power-on.

The watchdog timer in the C505 is a 15-bit timer, which is incremented by a count rate of  $f_{OSC}/12$  upto  $f_{OSC}/192$ . The system clock of the C505 is divided by two prescalers, a divide-by-two and a divide-by-16 prescaler. For programming of the watchdog timer overflow rate, the upper 7 bits of the watchdog timer can be written. Figure 24 shows the block diagram of the watchdog timer unit.



## Figure 24

#### Block Diagram of the Programmable Watchdog Timer

The watchdog timer can be started by software (bit SWDT in SFR IEN1) but it cannot be stopped during active mode of the device. If the software fails to refresh the running watchdog timer an internal reset will be initiated on watchdog timer overflow. For refreshing of the watchdog timer the content of the SFR WDTREL is transfered to the upper 7-bit of the watchdog timer. The refresh sequence consists of two consequtive instructions which set the bits WDT and SWDT each. The reset cause (external reset or reset caused by the watchdog) can be examined by software (flag WDTS). It must be noted, however, that the watchdog timer is halted during the idle mode and power down mode of the processor.



### **Oscillator Watchdog**

The oscillator watchdog unit serves for three functions:

- Monitoring of the on-chip oscillator's function

The watchdog supervises the on-chip oscillator's frequency; if it is lower than the frequency of the auxiliary RC oscillator in the watchdog unit, the internal clock is supplied by the RC oscillator and the device is brought into reset; if the failure condition disappears (i.e. the on-chip oscillator has a higher frequency than the RC oscillator), the part, in order to allow the oscillator to stabilize, executes a final reset phase of typ. 1 ms; then the oscillator watchdog reset is released and the part starts program execution from address 0000<sub>H</sub> again.

Fast internal reset after power-on
 The oscillator watchdog unit provides a clock supply for the reset before the on-chip oscillator has started. The oscillator watchdog unit also works identically to the monitoring function.

#### - Control of external wake-up from software power-down mode

When the power-down mode is left by a low level at the P3.2/INTO pin or the P4.1/RXDC pin, the oscillator watchdog unit assures that the microcontroller resumes operation (execution of the power-down wake-up interrupt) with the nominal clock rate. In the power-down mode the RC oscillator and the on-chip oscillator are stopped. Both oscillators are started again when power-down mode is released. When the on-chip oscillator has a higher frequency than the RC oscillator, the microcontroller starts program execution by processing a power down interrupt after a final delay of typ. 1 ms in order to allow the on-chip oscillator to stabilize.





#### Figure 25 Functional Block Diagram of the Oscillator Watchdog





## Pin Configuration in Programming Mode



Figure 27 P-MQFP-44 Pin Configuration of the C505A-4E/C505CA-4E in Programming Mode (Top View)



# Table 11Pin Definitions and Functions in Programming Mode (cont'd)

Symbol	Pin Number	I/O *)	Function
P2.0-7	18-25	I	Address lines P2.0-7 are used as multiplexed address input lines A0-A7 and A8-A14. A8-A14 must be latched with PALE.
PSEN	26	1	<b>Program store enable</b> This input must be at static "0" level during the whole programming mode.
PROG	27	I	<b>Programming mode write strobe</b> This input is used in programming mode as a write strobe for OTP memory program, and lock bit write operations During basic programming mode selection a low level must be applied to PROG.
EA/V <sub>PP</sub>	29	_	<b>External Access / Programming voltage</b> This pin must be at 11.5V ( $V_{PP}$ ) voltage level during programming of an OTP memory byte or lock bit. During an OTP memory read operation this pin must be at $V_{IH}$ high level. This pin is also used for basic programming mode selection. At basic programming mode selection a low level must be applied to EA/ $V_{PP}$ .
D7-0	30-37	I/O	<b>Data lines 0-7</b> During programming mode, data bytes are transferred via the bidirectional port 0 data lines.
N.C.	1-3, 6, 11-13, 28, 38-44	-	Not Connected These pins should not be connected in programming mode.

\*) I = Input

O= Output





Figure 30 I<sub>DD</sub> Diagram of C505A-4E and C505CA-4E

Parameter	Symbol	Formula
Active mode	$I_{ m DD \ typ}$ $I_{ m DD \ max}$	1.63 * <i>f</i> <sub>OSC</sub> + 2.6 1.74 * <i>f</i> <sub>OSC</sub> + 2.8
Idle mode	$I_{ m DD \ typ}$ $I_{ m DD \ max}$	0.69 * <i>f</i> <sub>OSC</sub> + 3.9 0.74 * <i>f</i> <sub>OSC</sub> + 4.1
Active mode with slow-down enabled	$I_{ m DD \ typ}$ $I_{ m DD \ max}$	$0.6 * f_{OSC} + 0.3$ $0.7 * f_{OSC} + 1.6$
Idle mode with slow-down enabled	$I_{ m DD \ typ}$ $I_{ m DD \ max}$	$0.3 * f_{OSC} + 0.3$ $0.3 * f_{OSC} + 0.8$

*Note: f*<sub>osc</sub> is the oscillator frequency in MHz. *I*<sub>DD</sub> values are given in mA.



#### Note:

- V<sub>AIN</sub> may exceed V<sub>AGND</sub> or V<sub>AREF</sub> up to the absolute maximum ratings. However, the conversion result in these cases will be 00<sub>H</sub> or FF<sub>H</sub>, respectively.
- 2) During the sample time the input capacitance C<sub>AIN</sub> must be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach their final voltage level within t<sub>S</sub>. After the end of the sample time t<sub>S</sub>, changes of the analog input voltage have no effect on the conversion result.
- 3) This parameter includes the sample time t<sub>S</sub>, the time for determining the digital result. Values for the conversion clock t<sub>ADC</sub> depend on programming and can be taken from the table on the previous page.
- 4)  $T_{UE}$  (max.) is tested at  $-40 \le T_A \le 125 \text{ °C}$ ;  $V_{DD} \le 5.5 \text{ V}$ ;  $V_{AREF} \le V_{DD} + 0.1 \text{ V}$  and  $V_{SS} \le V_{AGND}$ . It is guaranteed by design characterization for all other voltages within the defined voltage range. If an overload condition occurs on maximum 2 unused analog input pins and the absolute sum of input overload currents on all analog input pins does not exceed 10 mA, an additional conversion error of 1/2 LSB is permissible.
- 5) During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference source must allow the capacitance to reach their final voltage level within the indicated time. The maximum internal resistance results from the programmed conversion timing.
- 6) Not 100% tested, but guaranteed by design characterization.



## A/D Converter Characteristics of C505A and C505CA

(Operating Conditions apply)

Parameter	Symbol	Limit	Values	Unit	Test Condition
		min.	max.		
Analog input voltage	$V_{AIN}$	$V_{AGND}$	$V_{AREF}$	V	1)
Sample time	ts	-	$64 \times t_{\rm IN}$ $32 \times t_{\rm IN}$ $16 \times t_{\rm IN}$ $8 \times t_{\rm IN}$	ns	Prescaler $\div$ 32 Prescaler $\div$ 16 Prescaler $\div$ 8 Prescaler $\div$ 4 <sup>2)</sup>
Conversion cycle time	t <sub>ADCC</sub>	-	$ \begin{array}{c} 384 \times t_{\rm IN} \\ 192 \times t_{\rm IN} \\ 96 \times t_{\rm IN} \\ 48 \times t_{\rm IN} \end{array} $	ns	Prescaler $\div$ 32 Prescaler $\div$ 16 Prescaler $\div$ 8 Prescaler $\div$ 4 <sup>3)</sup>
Total unadjusted error	$T_{UE}$	-	± 2	LSB	$V_{SS}$ +0.5V $\leq V_{AIN} \leq V_{DD}$ -0.5V <sup>4</sup> )
		_	± 4	LSB	$V_{SS} < V_{AIN} < V_{DD}$ +0.5V $V_{DD}$ - 0.5 V < $V_{AIN} < V_{DD}$ <sup>4)</sup>
Internal resistance of reference voltage source	R <sub>AREF</sub>	-	<i>t</i> <sub>ADC</sub> / 250 - 0.25	kΩ	<i>t</i> <sub>ADC</sub> in [ns] <sup>5) 6)</sup>
Internal resistance of analog source	R <sub>ASRC</sub>	-	t <sub>s</sub> / 500 - 0.25	kΩ	<i>t</i> <sub>s</sub> in [ns] <sup>2) 6)</sup>
ADC input capacitance	$C_{AIN}$	-	50	pF	6)

Notes see next page.

#### **Clock calculation table :**

Clock Prescaler Ratio	ADCL	.1, 0	<sup>t</sup> ADC	t <sub>S</sub>	<sup>t</sup> ADCC
÷ 32	1	1	32 x t <sub>IN</sub>	64 x t <sub>IN</sub>	384 x t <sub>IN</sub>
÷ 16	1	0	16 x t <sub>IN</sub>	32 x t <sub>IN</sub>	192 x t <sub>IN</sub>
÷8	0	1	8 x t <sub>IN</sub>	16 x t <sub>IN</sub>	96 x t <sub>IN</sub>
÷ 4	0	0	4 x t <sub>IN</sub>	8 x t <sub>IN</sub>	48 x t <sub>IN</sub>

Further timing conditions :  $t_{ADC} min = 500 ns$  $t_{IN} = 1 / f_{OSC} = t_{CLP}$ 



## AC Characteristics (20 MHz, 0.5 Duty Cycle, cont'd)

#### **External Data Memory Characteristics**

Parameter	Symbol	Limit Values				
			lz clock ity Cycle	Variable Clock 1/CLP = 2 MHz to 20 MHz		
		min.	max.	min.	max.	
RD pulse width	t <sub>RLRH</sub>	120	-	3 CLP - 30	-	ns
WR pulse width	t <sub>wLwH</sub>	120	-	3 CLP - 30	_	ns
Address hold after ALE	t <sub>LLAX2</sub>	35	-	CLP - 15	-	ns
RD to valid data in	t <sub>RLDV</sub>	_	75	-	5/2 CLP- 50	ns
Data hold after RD	t <sub>RHDX</sub>	0	-	0	-	ns
Data float after RD	t <sub>RHDZ</sub>	_	38	-	CLP - 12	ns
ALE to valid data in	t <sub>LLDV</sub>	_	150	_	4 CLP - 50	ns
Address to valid data in	<i>t</i> <sub>AVDV</sub>	_	150	-	9/2 CLP - 75	ns
ALE to WR or RD	t <sub>LLWL</sub>	60	90	3/2 CLP - 15	3/2 CLP + 15	ns
Address valid to WR	<i>t</i> <sub>AVWL</sub>	70	-	2 CLP - 30	-	ns
$\overline{\text{WR}}$ or $\overline{\text{RD}}$ high to ALE high	t <sub>WHLH</sub>	10	40	CLP/2 - 15	CLP/2 + 15	ns
Data valid to WR transition	<i>t</i> <sub>QVWX</sub>	5	-	CLP/2 - 20	-	ns
Data setup before WR	t <sub>QVWH</sub>	125	-	7/2 CLP - 50	_	ns
Data hold after WR	t <sub>WHQX</sub>	5	-	CLP/2 - 20	-	ns
Address float after RD	t <sub>RLAZ</sub>	_	0	-	0	ns

#### **External Clock Drive Characteristics**

Parameter	Symbol		Limit Values	Unit	
		Variable Clock Freq. = 2 MHz to 20 MHz			
		min.	max.		
Oscillator period	CLP	50	500	ns	
High time	TCL <sub>H</sub>	15	CLP-TCL	ns	
Low time	TCLL	15	CLP-TCL <sub>H</sub>	ns	
Rise time	t <sub>R</sub>	_	10	ns	
Fall time	t <sub>F</sub>	-	10	ns	
Oscillator duty cycle	DC	0.5	0.5	_	





Figure 32 Program Memory Read Cycle





#### Figure 38 Lock Bit Access Timing



#### Figure 39 Version Byte Read Timing



## **ROM/OTP** Verification Characteristics for C505 (cont'd)

## **ROM/OTP Verification Mode 2**

Parameter	Symbol	Limit Values			Unit
		min.	typ	max.	
ALE pulse width	t <sub>AWD</sub>	_	CLP	-	ns
ALE period	t <sub>ACY</sub>	-	6 CLP	-	ns
Data valid after ALE	t <sub>DVA</sub>	_	-	2 CLP	ns
Data stable after ALE	t <sub>DSA</sub>	4 CLP	-	-	ns
P3.5 setup to ALE low	t <sub>AS</sub>	-	t <sub>CL</sub>	-	ns
Oscillator frequency	1/ CLP	4	-	6	MHz



#### Figure 41 ROM/OTP Verification Mode 2