

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	24MHz
Connectivity	EBI/EMI
Peripherals	LED, WDT
Number of I/O	36
Program Memory Size	4KB (4K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/w78l801a24pl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1. GENERAL DESCRIPTION

The W78L801 is an 8-bit microcontroller which can accommodate a wide range of supply voltages with low power consumption. The instruction set for the W78L801 is fully compatible with the standard 8051. The W78L801 contains an 4K bytes Mask ROM; a 256 bytes RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 6-bit I/O port P4; two 16-bit timer/counters; a hardware watchdog timer. These peripherals are supported by a twelve sources two-level interrupt capability. The W78L801 does not contain serial port.


The W78L801 microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

2. FEATURES

- Fully static design 8-bit CMOS microcontroller
- Wide supply voltage of 1.8V to 5.5V
- DC-24 MHz operation
- 256 bytes of on-chip scratchpad RAM
- 4 KB Mask-ROM
- 64 KB program memory address space
- 64 KB data memory address space
- Four 8-bit bi-directional ports; Port 0 has internal pull-up resisters enabled by software
- Two 16-bit timer/counters
- Watchdog Timer
- Direct LED drive outputs
- Twelve sources, two-level interrupt capability
- Wake-up via external interrupts at Port 1
- EMI reduction mode
- Built-in power management
- Code protection mechanism
- Packages:
 - DIP 40: W78L801-24
 - PLCC 44: W78L801P-24
 - PQFP 44: W78L801F-24
 - Lead Free (RoHs)DIP 40: W78L801A24DL
 - Lead Free (RoHs)PLCC 44: W78L801A24PL
 - Lead Free (RoHs)PQFP 44: W78L801A24FL
 - Lead Free (RoHs)LQFP 48: W78L801A24LL




3. PIN CONFIGURATIONS



Publication Release Date: June 04, 2006 Revision A10








4. PIN DESCRIPTION

DESCRIPTIONS					
EXTERNAL ACCESS ENABLE : This pin forces the processor to execute out of external ROM. It should be kept high to access internal ROM. The ROM address and data will not be presented on the bus if \overrightarrow{EA} pin is high and the program counter is					
within on-chip ROM area. Otherwise they will be presented on the bus.					
PROGRAM STORE ENABLE: PSEN enables the external ROM data onto the Port 0 address/ data bus during fetch and MOVC operations. When internal ROM access is performed, no PSEN strobe signal outputs from this pin. This pin also serves the alternative function P4.6.					
ADDRESS LATCH ENABLE : ALE is used to enable the address latch that separates the address from the data on Port 0. This pin also serves the alternative function P4.5					
RESET : A high on this pin for two machine cycles while the oscillator is running resets the device.					
CRYSTAL1 : This is the crystal oscillator input. This pin may be driven by an external clock.					
CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1.					
GROUND: Ground potential					
POWER SUPPLY: Supply voltage for operation.					
PORT 0 : Port 0 is a bi-directional I/O port which also provides a multiplexed low order address/data bus during accesses to external memory. Port 0 has internal pull-up resisters enabled by software.					
PORT 1 : Port 1 is a bi-directional I/O port with internal pull-ups. The bits have alternate functions which are described below:					
INT2 – INT9 (P1.0 – P1.7): External interrupt 2 to 9					
PORT 2 : Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.					
PORT 3 : Port 3 is a bi-directional I/O port with internal pull-ups. The pins P3.4 to P3.7 can be configured with high sink current which can drive LED displays directly. All bits have alternate functions, which are described below:					
INT0 (P3.2): External Interrupt 0					
INT1(P3.3): External Interrupt 1					
T0(P3.4) : Timer 0 External Input					
T1(P3.5) : Timer 1 External Input					
WR (P3.6) : External Data Memory Write Strobe					
RD (P3.7) : External Data Memory Read Strobe					
PORT 4: A 6-bit bi-directional I/O port which is bit-addressable. Pins P4.0 to P4.3 are available on 44-pin PLCC/QFP package. Pins P4.5 and P4.6 are the alternative function corresponding to ALE and PSEN.					

W78L801



5. BLOCK DIAGRAM





6. FUNCTIONAL DESCRIPTION

The W78L801 architecture consists of a core controller surrounded by various registers, five general purpose I/O ports, 256 bytes of RAM, two timer/counters. The processor supports 111 different opcodes and references both a 64K program address space and a 64K data storage space.

Timers 0, 1

Timers 0, 1 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1. The TCON and TMOD registers provide control functions for timers 0 and 1. The operations of Timer 0 and Timer 1 are the same as in the W78C51.

I/O Port Options

The Port 0 and Port 3 of W78L801 may be configured with different types by setting the bits of the Port Options Register POR that is located at 86H. The pins of Port 0 can be configured with either the open drain or standard port with internal pull-up. By the default, Port 0 is an open drain bi-directional I/O port. When the PUP bit in the POR register is set, the pins of Port 0 will perform a quasi-bi-directional I/O port with internal pull-up that is structurally the same as Port 2. The high nibble of Port 3 (P3.4 to P3.7) can be selected to serve the direct LED displays drive outputs by setting the HDx bit in the POR register. When the HDx bit is set, the corresponding pin P3.x can sink about 20 mA current for driving LED display directly. After reset, the POR register is cleared and the pins of Ports 0 and 3 are the same as those of the standard 80C31. The POR register is shown below.

Port Options Register

Bit:	7	6	5	4	3	2	1	0
	EP6	EP5	-	HD7	HD6	HD5	HD4	POUP
	Mnemoni	ic: POR		Ado	dress: 86	Н		

P0UP: Enable Port 0 weak pull-up.

HD4-7: Enable pins P3.4 to P3.7 individually with High Drive outputs.

EP5 : Enable P4.5. To set this bit shifts ALE pin to the alternate function P4.5.

EP6 : Enable P4.6. To set this bit shifts PSEN pin to the alternate function P4.6

Port 4

The W78L801 has one additional bit-addressable I/O port P4 in which the port address is D8H. The Port 4 contains seven bits; P4.0 to P4.3 are only available on 44-pin PLCC/QFP package; P4.5 and P4.6 are the alternate function corresponding to pins ALE, PSEN. When program is running in the internal memory without any access to external memory, ALE and PSEN may be individually configured to the alternate functions P4.5 and P4.6 that serve as general purpose I/O pins. To enable I/O port P4.5 and P4.6, the bits EP5 and EP6 in the POR register must be set. During reset, the ALE and PSEN perform as in the standard 80C32. The alternate functions P4.5 and P4.6 must be enabled by software. Care must be taken with the ALE pins when configured as the alternate functions. The ALE will emit pulses until either the EP5 bit in POR register or AO bit in AUXR register



is set to 1. i.e. User's applications should elude the ALE pulses before software configure it with I/O port P4.5.



6.1 Interrupt System


The W78L801 has twelve interrupt sources: INTO and INT1; Timer 0,1; INT2 to INT9. Each interrupt vectors to a specific location in program memory for its interrupt service routine. Each of these sources can be individually enabled or disabled by setting or clearing the corresponding bit in Special Function Register IE0 and IE1. The individual interrupt priority level depends on the Interrupt Priority Register IP0 and IP1. Additional external interrupts INT2 to INT9 are level sensitive and may be used to awake the device from power down mode. The Port 1 interrupts can be initialized to either active HIGH or LOW via setting the Interrupt Polarity Register IX. The IRQ register contains the flags of Port 1 interrupts. Each flag in IRQ register will be set when an interrupt request is recognized but <u>must be cleared by software</u>. Note that the interrupt flags have to be cleared before the interrupt service routine is completed, or else another interrupt will be generated.

Interrupt Enable Register 0



- EA: Global enable. Enable/disable all interrupts.
- ET1: Enable Timer 1 interrupt
- EX1: Enable external interrupt 1
- ET0: Enable Timer 0 interrupt
- EX0: Enable external interrupt 0


Interrupt Enable Register 1



Inbond Electronics Corp.

Note: 0 = interrupt disabled, 1 = interrupt enabled.

Interrupt Priority Register 0



PS = 1 sets it to higher priority level. PT2 = 1 sets it to higher priority level. PS = 1 sets it to higher priority level. PT1 = 1 sets it to higher priority level. PX1 = 1 sets it to higher priority level.

PT0 = 1 sets it to higher priority level.

PX0 = 1 sets it to higher priority level.

IP.7: Unused.

PS1:	This bit defines the Serial port 1 interrupt priority.
PT2:	This bit defines the Timer 2 interrupt priority.
PS :	This bit defines the Serial port 0 interrupt priority.
PT1:	This bit defines the Timer 1 interrupt priority.
PX1:	This bit defines the External interrupt 1 priority.

PT0: This bit defines the Timer 0 interrupt priority.

PX0: This bit defines the External interrupt 0 priority.

Interrupt Priority Register 1

egiste								
Bit:	7	6	5	4	3	2	1	0
	PX9	PX8	PX7	PX6	PX5	PX4	PX3	PX2
	Mnem	onic: IP1		Addre	ss: F8h			

PX9: This bit defines the External interrupt 9 priority.	PX9 = 1 sets it to higher priority level.
PX8: This bit defines the External interrupt 8 priority.	PX8 = 1 sets it to higher priority level.
PX7: This bit defines the External interrupt 7 priority.	PX7 = 1 sets it to higher priority level.
PX6: This bit defines the External interrupt 6 priority.	PX6 = 1 sets it to higher priority level.
PX5: This bit defines the External interrupt 5 priority.	PX5 = 1 sets it to higher priority level.
PX4: This bit defines the External interrupt 4 priority.	PX4 = 1 sets it to higher priority level.
PX3: This bit defines the External interrupt 3 priority.	PX3 = 1 sets it to higher priority level.
PX2: This bit defines the External interrupt 2 priority.	PX2 = 1 sets it to higher priority level.

Interrupt Polarity Register

Bit:	7	6	5	4	3	2	1	0
	IL9	IL8	IL7	IL6	IL5	IL4	IL3	IL2
	Mnem	onic: IX		Addre	ss: E9H			

IL9:	External interrupt 9 polarity level.

- IL8: External interrupt 8 polarity level.
- IL7: External interrupt 7 polarity level.
- IL6: External interrupt 6 polarity level.
- IL5: External interrupt 5 polarity level.
- IL4: External interrupt 4 polarity level.
- IL3: External interrupt 3 polarity level.
- IL2: External interrupt 2 polarity level.

Note: 0 = active LOW, 1 = active HIGH.



Interrupt Request Flag Register

Bit:	7	6	5	4	3	2	1	0
	IQ9	IQ8	IQ7	IQ6	IQ5	IQ4	IQ3	IQ2
	Mnemo	nic: IRQ		Addre	ess: C0H			

- IQ9: External interrupt 9 request flag.
- IQ8: External interrupt 8 request flag.
- IQ7: External interrupt 7 request flag.
- IQ6: External interrupt 6 request flag.
- IQ5: External interrupt 5 request flag.
- IQ4: External interrupt 4 request flag.
- IQ3: External interrupt 3 request flag.
- IQ2: External interrupt 2 request flag.

Table.1 Priority level for simultaneous requests of the same priority interrupt sources

SOURCE	FLAG	PRIORITY LEVEL	VECTOR ADDRESS
External Interrupt 0	IE0	(highest)	0003H
External Interrupt 5	IQ5		0053H
Timer 0 Overflow	TF0		000BH
External Interrupt 6	IQ6		005BH
External Interrupt 1	IE1		0013H
External Interrupt 2	IQ2		003BH
External Interrupt 7	IQ7		0063H
Timer 1 Overflow	TF1		001BH
External Interrupt 3	IQ3		0043H
External Interrupt 8	IQ8		006BH
External Interrupt 4	IQ4		004BH
External Interrupt 9	IQ9	(lowest)	0073H

Watchdog Timer

The Watchdog timer is a free-running timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs, a system reset can be caused if it is enabled. The main use of the Watchdog timer is as a system monitor. This is important in real-time control applications. In case of power glitches or electro-magnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. The watchdog time-out selection will result in different time-out values depending on the clock speed. The Watchdog timer will be disabled on reset. In general, software should restart the Watchdog timer to put it into a known state. The control bits that support the Watchdog timer are discussed below.



Watchdog Timer Control Register

Bit:	7	6	5	4	3	2	1	0
	ENW	CLRW	WIDL	-	-	PS2	PS1	PS0
	Mnem	onic: WD	ТС	Addres	s: 8FH			

ENW : Enable watch-dog if set.

CLRW : Clear watch-dog timer and prescaler if set. This flag will be cleared automatically


- WIDL : If this bit is set, watch-dog is enabled under IDLE mode. If cleared, watch-dog is disabled under IDLE mode. Default is cleared.
- PS2, PS1, PS0: Watch-dog prescaler timer select. Prescaler is selected when set PS2 0 as follows:

PS2 PS1	PS0	PRESCALER SELECT
0 0	0	2
0 1	0	4
0 0	1	8
0 1	1	16
1 0	0	32
1 0	1	64
1 1	0	128
1 1	1	256

The time-out period is obtained using the following formula:

$$\frac{1}{OSC} \times 2^{14} \times PRESCALER \times 1000 \times 12 \text{ mS}$$

Before Watchdog time-out occurs, the program must clear the 14-bit timer by writing 1 to WDTC.6 (CLRW). After 1 is written to this bit, the 14-bit timer, prescaler and this bit will be reset on the next instruction cycle. The Watchdog timer is cleared on reset.





PS2 PS1 PS0	WATCHDOG TIME-OUT PERIOD
0 0 0	19.66 mS
0 1 0	39.32 mS
0 0 1	78.64 mS
0 1 1	157.28 mS
1 0 0	314.57 mS
1 0 1	629.14 mS
1 1 0	1.25 S
1 1 1	2.50 S

Typical Watch-Dog time-out period when OSC = 20 MHz

Clock

The W78L801 is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78L801 relatively insensitive to duty cycle variations in the clock. The W78L801 incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground. An external clock source should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator.

Power Management

Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

Power-down Mode

When the PD bit in the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks are stopped, including the oscillator. To exit from power-down mode is by a hardware reset or external interrupts INT2 to INT9 when enabled.

AUXR – Auxiliary Register



AO: Turn off ALE signal.



Reduce EMI Emission

Because of the on-chip ROM, when a program is running in internal ROM space, the ALE will be unused. The transition of ALE will cause noise, so it can be turned off to reduce the EMI emission if it is not needed. Turning off the ALE signal transition only requires setting the bit 0 of the AUXR SFR, which is located at 08Eh. When ALE is turned off, it will be reactivated when the program accesses external ROM/RAM data or jumps to execute an external ROM code. The ALE signal will turn off again after it has been completely accessed or the program returns to internal ROM code space.

Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running. An internal trigger circuit in the reset line is used to deglitch the reset line when the W78L801 is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

-1



7. ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DC Power Supply	Vdd - Vss	-0.3	+6.0	V
Input Voltage	Vin	Vss -0.3	VDD +0.3	V
Operating Temperature	ТА	0	70	°C
Storage Temperature	Tst	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

7.2 DC Characteristics

Vss = 0V; TA = 25° C; unless otherwise specified.

PARAMETER	SYM.	SPECIFICATION			TEST CONDITIONS			
	01111.	MIN.	MAX.	UNIT	TEST CONDITIONS			
Operating Voltage	Vdd	1.8	5.5	V				
	IDD	-	20	mA	VDD = 5.5V, 24 MHz, no load, RST = 1			
Operating Current		-	3	mA	VDD = 2.2V, 24 MHz, no load, RST = 1			
Idle Current	IIDLE	-	6	mA	VDD = 5.5V, 24 MHz, no load			
Idle Current	IIDLE	-	1.5	mA	VDD = 2.2V, 24 MHz, no load			
Power Down Current	IPWDN	-	50	μA	VDD = 5.5V, no load			
	IPWDN	-	30	μA	VDD = 2.2V, no load			
Input								
Input Current	lin	-50	-50 +10 uA		VDD = 5.5V			
P1, P2, P3, P4	IIN	-50	+10	μA	VIN = 0V or VDD			
Input Current	lin2	-60	+300	μA	VDD = 5.5V			
RST	TINZ	-00	1300	μΑ	0 < VIN< VDD			
Input Leakage Current	Ilk1	-10	+10		VDD = 5.5V			
P0, EA	ILKI	-10	+10	μA	0V< VIN < VDD			
Logic 1-to-0 Transition					VDD = 5.5V			
Current	ITL	-500	-200	μA	VIN = 2V			
P1, P2, P3, P4								
Input Low Voltage	VIL1	0	0.8	V	VDD = 5.5V			
P1, P2, P3, P4, EA		0	0.5	V	VDD = 2.2V			



DC Characteristics, continued

	CVM	SPECIFICATION				
PARAMETER	SYM.	MIN.	MAX.	UNIT	- TEST CONDITIONS	
Input Low Voltage	VIL2	0	0.8	V	VDD = 5.5V	
RST ^[*3]		0	0.3	V	VDD = 2.2V	
Input Low Voltage	VIL3	0	0.8		Vdd = 5.5V	
XTAL1 ^[*3]		0	0.6	V	VDD = 2.2V	
Input High Voltage	VIH1	2.4	VDD +0.2	V	VDD = 5.5V	
P1, P2, P3, P4		1.4	VDD +0.2	V	VDD = 2.2V	
Input High Voltage	VIH2	3.5	VDD +0.2	V	VDD = 5.5V	
RST		1.7	VDD +0.2	V	VDD = 2.2V	
Input High Voltage	Vінз	3.5	VDD +0.2	V	VDD = 5.5V	
XTAL1 ^[*4]		1.6	VDD +0.2	V	VDD = 2.2V	
		Ou	tput			
Output Low Voltage	VOL1	-	0.45	V	VDD = 4.5V, IOL = +2 mA	
P1, P2, P3, P4 <0:4>		-	0.25	V	VDD = 2.2V, IOL = +1 mA	
Output Low Voltage	Vol2	-	0.45	V	VDD = 4.5V, IOL = +4 mA	
P0, ALE, PSEN ^[*4]		-	0.25	V	VDD = 2.2V, IOL = +2 mA	
Sink Current	Isĸ1	4	12	mA	VDD = 4.5V, VS = 0.45V	
P1, P2, P3 ^[5] , P4<0:4>		1.8	5.4	mA	VDD = 2.2V, Vin = 0.4V	
Sink Current	Isk2	10	20	mA	VDD = 4.5V, Vs = 0.45V	
P0, ALE, PSEN , P4<5:6>		4.5	9	mA	VDD = 2.2V, Vin = 0.4V	
Sink Current	lsкз	15	24	mA	VDD = 4.5V, Vs = 0.45V	
P3.4 to P3.7 in High-drive Mode		12	24	mA	VDD = 4.5V, Vin = 0.45V	
Output High Voltage		2.4	-	V	VDD = 4.5V, ІОН = 100 µА	
P1, P2, P3, P4		1.4	-	V	Vdd = 2.2V, Iон = -8 µA	
Output High Voltage	Voh1	2.4	-	V	VDD = 4.5V, IOH = 100 μA	
P0, ALE, PSEN [*4]		1.4	_	V	VDD = 2.2V, IOH = -400 μA	



DC Characteristics, continued

PARAMETER	SYM.	SPECIFICATION			TEST CONDITIONS	
	01111.	MIN.	MAX.	UNIT	TEST SOUDITIONS	
Source Current	lsr1	-120	-250	μA	VDD = 4.5V, Vs = 2.4V	
P1, P2, P3, P4<0:4>	ISLI	-12	-33	μA	VDD = 2.2V, Vin = 1.4V	
Source Current		-8	-14	mA	VDD = 4.5V, Vs = 2.4V	
P0, ALE, PSEN , P4<5:6>	lsr2	-1.1	-2.4	mA	VDD = 2.2V, Vin = 1.4V	

Notes:

*1. RST pin has an internal pull-down.

*2. Pins of P1 and P3 can source a transition current when they are being externally driven from 1 to 0.


*3. RST is a Schmitt trigger input and XTAL1 is a CMOS input.

*4. P0, P2, ALE and /PSEN are tested in the external access mode.

*5. P3.4 to P3.7 are in normal mode.

7.3 AC Characteristics

Clock Input Waveform



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	Fop	0	-	24	MHz	1
Clock Period	Тср	41.6	-	-	nS	2
Clock High	Тсн	20	-	-	nS	3
Clock Low	Tc∟	20	-	-	nS	3

Notes:

1. The clock may be stopped indefinitely in either state.

2. The TCP specification is used as a reference in other specifications.

3. There are no duty cycle requirements on the XTAL1 input.



Port Access Cycle


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	TPDS	1 TCP	-	-	nS
Port Input Hold from ALE Low	Тррн	0	-	-	nS
Port Output to ALE	Tpda	1 Тср	-	-	nS

Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.




Timing Waveforms, continued

8.3 Data Write Cycle



8.4 Port Access Cycle









9. PACKAGE DIMENSIONS

9.1 40-pin DIP




9.2 44-pin PLCC








9.3 44-pin PQFP



9.4 48-pin LQFP





10. TYPICAL APPLICATION CIRCUIT

10.1 Keyboard

