



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 15 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 20-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1847-e-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





3.3.1 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.3.2 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank.

3.3.2.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.6.2** "Linear Data Memory" for more information.

3.3.3 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-2: BANKED MEMORY PARTITIONING



3.3.4 DEVICE MEMORY MAPS

The memory maps for the device family are as shown in Table 3-2.

TABLE 3-2: MEMORY MAP TABLES

| Device | Banks | Table No. |
|---------------|-------|-----------|
| PIC16(L)F1847 | 0-7 | Table 3-3 |
| | 8-15 | Table 3-4 |
| | 16-23 | Table 3-5 |
| | 24-31 | Table 3-6 |
| | 31 | Table 3-7 |

3.6.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.

FIGURE 3-10: LINEAR DATA MEMORY MAP



3.6.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-11: PROGRAM FLASH MEMORY MAP



EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY

| ; | This | write routi | ne assumes the : | fol | lowing: |
|----|--------------|-----------------------------|-----------------------------------|------------|--|
| ; | 2. Ea | ach word of | data to be writ | ten | is made up of two adjacent bytes in DATA_ADDR, |
| ; | . st 3. A | cored in lit valid start | tle endian formation address (the | at e lo | east significant bits = 000) is loaded in ADDRH:ADDRL |
| ; | 4. AI | DDRH and ADD | ORL are located : | in | shared data memory 0x70 - 0x7F |
| , | | BCF | INTCON,GIE | ; I | Disable ints so required sequences will execute properly |
| | | BANKSEL | EEADRH | ; E | Bank 3 |
| | | MOVE | ADDRH, W | ; ı | Load Initial address |
| | | MOVE | ADDRI.W | ; | |
| | | MOVWF | EEADRL | ; | |
| | | MOVLW | LOW DATA ADDR | ; 1 | Load initial data address |
| | | MOVWF | FSROL | ; | |
| | | MOVLW | HIGH DATA_ADDR | ; 1 | Load initial data address |
| | | MOVWF | FSROH | ; | |
| | | BSF | EECON1, EEPGD | ; 1 | Point to program memory |
| | | BCF | EECONI, CFGS | ; [| Not configuration space |
| | | BGE | EECON1, WREN | ; <u>-</u> | Shable willes |
| LC | OP | DOF | ELCONI, INDO | , (| Shiry boad write batches |
| | | MOVIW | FSR0++ | ; 1 | Load first data byte into lower |
| | | MOVWF | EEDATL | ; | |
| | | MOVIW | FSR0++ | ; 1 | Load second data byte into upper |
| | | MOVWF | EEDATH | ; | |
| | | MOVF | EEADRL,W | ; (| Check if lower bits of address are '000' |
| | | XORLW | , 0x07 | ; (| Check if we're on the last of 8 addresses |
| | | ANDLW | 0x07 | ; | |
| | | BTFSC | STATUS,Z | ; I | Exit if last of eight words, |
| | | GOTO | START_WRITE | ; | |
| | | MOVLW | 55h | ; : | Start of required write sequence: |
| | | MOVWF | EECON2 | ; 1 | Write 55h |
| | σe | MOVLW | 0AAh | ; | |
| | enc | MOVWF | EECON2 | ; 1 | Write AAh |
| | equ | BSF | EECON1,WR | ; : | Set WR bit to begin write |
| | ж % | NOP | | ; 4 | Any instructions here are ignored as processor |
| | | NOP | | ; I | Processor will stop here and wait for write to complete. |
| | | | | | |
| | | | | ; 7 | After write processor continues with 3rd instruction. |
| | | INCF | EEADRL, F | ; 3 | Still loading latches Increment address |
| | | GOTO | LOOP | ; 1 | Write next latches |
| SI | ART W | VRITE | | | |
| | _ | BCF | EECON1,LWLO | ; 1 | No more loading latches - Actually start Flash program |
| | | | | ; r | nemory write |
| | | MOVLW | 55h | ; : | Start of required write sequence: |
| | | MOVWF | EECON2 | ; 1 | Vrite 55h |
| | e ed | MOVLW | 0AAh | ; | |
| 1 | uir. | MOVWF | EECON2 | ; 1 | Nrite AAh |
| | Seq | BSF | EECON1,WR | ; : | Set WR bit to begin write |
| | ч s | NOP | | ; 7 | Any instructions here are ignored as processor |
| | | NOR | | ; ł | HALLS TO Begin Write sequence |
| | | INOE | | , 1 | will stop here and walt for write complete. |
| | | | | ; a | after write processor continues with 3rd instruction |
| | | BCF | EECON1,WREN | ; I | Disable writes |
| | | BSF | INTCON,GIE | ; E | Enable interrupts |

| U-0 | U-0 | U-0 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | | |
|---|-----|-----|---------|------------------------------------|---------|---------|---------|--|--|
| — | — | — | ANSA4 | ANSA3 | ANSA2 | ANSA1 | ANSA0 | | |
| bit 7 bi | | | | | | | | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable bit W = Writable bit | | | oit | U = Unimplemented bit, read as '0' | | | | | |
| u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all ot | | | | other Resets | | | | | |
| '1' = Bit is set '0' = Bit is cleared | | | | | | | | | |

REGISTER 12-7: ANSELA: PORTA ANALOG SELECT REGISTER

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **ANSA<4:0>**: Analog Select between Analog or Digital Function on pins RA<4:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

16.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

REGISTER 16-1: ADCON0: ADC CONTROL REGISTER 0

| U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-------|---------|---------|----------|---------|---------|---------|---------|
| — | | | CHS<4:0> | | | GO/DONE | ADON |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7 | Unimplemented: Read as '0' |
|---------|--|
| bit 6-2 | CHS<4:0>: Analog Channel Select bits |
| | 00000 = ANO |
| | 00001 = AN1 |
| | 00010 = AN2 |
| | 00011 = AN3 |
| | 00100 = AN4 |
| | 00101 = AN5 |
| | 00110 = AN6 |
| | 00111 = AN7 |
| | 01000 = AN8 |
| | 01001 = AN9 |
| | 01010 = AN10 |
| | 01011 = AN11 |
| | 01100 = Reserved. No channel connected. |
| | • |
| | • |
| | • |
| | 11100 = Reserved. No channel connected. |
| | 11101 = Temperature Indicator |
| | $11110 = DAC \text{ output}^{(1)}$ |
| | 111111 = FVR (Fixed Voltage Reference) Buffer 1 Output |
| bit 1 | GO/DONE: ADC Conversion Status bit |
| | 1 = ADC conversion cycle in progress. Setting this bit starts an ADC conversion cycle. |
| | This bit is automatically cleared by hardware when the ADC conversion has completed. |
| | 0 = ADC conversion completed/not in progress |
| bit 0 | ADON: ADC Enable bit |
| | 1 = ADC is enabled |
| | 0 = ADC is disabled and consumes no operating current |
| Note 1: | See Section 17.0 "Digital-to-Analog Converter (DAC) Module" for more information. |
| 2: | See Section TABLE 14-1: "Summary of Registers Associated with the Fixed Voltage Reference" |
| | for more information. |

23.5 Carrier Source Polarity Select

The signal provided from any selected input source for the carrier high and carrier low signals can be inverted. Inverting the signal for the carrier high source is enabled by setting the MDCHPOL bit of the MDCARH register. Inverting the signal for the carrier low source is enabled by setting the MDCLPOL bit of the MDCARL register.

23.6 Carrier Source Pin Disable

Some peripherals assert control over their corresponding output pin when they are enabled. For example, when the CCP1 module is enabled, the output of CCP1 is connected to the CCP1 pin.

This default connection to a pin can be disabled by setting the MDCHODIS bit in the MDCARH register for the carrier high source and the MDCLODIS bit in the MDCARL register for the carrier low source.

23.7 Programmable Modulator Data

The MDBIT of the MDCON register can be selected as the source for the modulator signal. This gives the user the ability to program the value used for modulation.

23.8 Modulator Source Pin Disable

The modulator source default connection to a pin can be disabled by setting the MDMSODIS bit in the MDSRC register.

23.9 Modulated Output Polarity

The modulated output signal provided on the MDOUT pin can also be inverted. Inverting the modulated output signal is enabled by setting the MDOPOL bit of the MDCON register.

23.10 Slew Rate Control

The slew rate limitation on the output port pin can be disabled. The slew rate limitation can be removed by clearing the MDSLR bit in the MDCON register.

23.11 Operation in Sleep Mode

The DSM module is not affected by Sleep mode. The DSM can still operate during Sleep, if the Carrier and Modulator input sources are also still operable during Sleep.

23.12 Effects of a Reset

Upon any device Reset, the Data Signal Modulator module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

| R/W-x/u | R/W-x/u | R/W-x/u | U-0 | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | | |
|------------------|---|---|---|--|------------------------------|----------------------------------|----------------------------------|--|--|
| MDCLODIS | MDCLPOL | MDCLSYNC | CLSYNC — MDCL<3:0> | | | | | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable b | oit | U = Unimplen | nented bit, read | as '0' | | | |
| u = Bit is uncha | anged | x = Bit is unkn | own | -n/n = Value a | t POR and BO | R/Value at all c | other Resets | | |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | | | |
| bit 7 | MDCLODIS: 1 = Output s is disable 0 = Output s is enable | Modulator Low ignal driving the ed ignal driving the ed | Carrier Outp peripheral o peripheral o | ut Disable bit utput pin (select utput pin (select | ed by MDCL<3 ed by MDCL<3 | :0> of the MD0 :0> of the MD0 | CARL register) CARL register) | | |
| bit 6 | MDCLPOL: | Modulator Low (| Carrier Polari | ty Select bit | | | | | |
| | 1 = Selected 0 = Selected | 1 = Selected low carrier signal is inverted 0 = Selected low carrier signal is not inverted | | | | | | | |
| bit 5 | MDCLSYNC | : Modulator Low | Carrier Syn | chronization En | able bit | | | | |
| | 1 = Modulato | or waits for a falli rier | ing edge on t | he low time carr | ier signal before | e allowing a swi | itch to the high | | |
| | 0 = Modulate | or Output is not | synchronize | d to the low time | carrier signal ⁽¹ | 1) | | | |
| bit 4 | Unimplemen | nted: Read as 'o |)' | | | | | | |
| bit 3-0 | MDCL<3:0> | Modulator Data | High Carrier | Selection bits (| 1) | | | | |
| | 1111 = Res | erved. No chan | inel connecte | ed. | | | | | |
| | • | | | | | | | | |
| | • | | | | | | | | |
| | 1000 = Res 0111 = CCF 0110 = CCF 0101 = CCF 0100 = CCF 0011 = Refe 0010 = MDC 0001 = MDC 0000 = Vss | erved. No char 24 output (PWM 23 output (PWM 22 output (PWM 21 output (PWM erence Clock mo CIN2 port pin CIN1 port pin | Inel connecte Output moc Output moc Output moc Output moc odule signal | ed. le only) le only) le only) le only) | | | | | |

REGISTER 23-4: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

|--|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|--------|----------|---------|----------|-------------|-----------|-------|---------|-------|---------------------|
| MDCARH | MDCHODIS | MDCHPOL | MDCHSYNC | — MDCH<3:0> | | | 200 | | |
| MDCARL | MDCLODIS | MDCLPOL | MDCLSYNC | — | MDCL<3:0> | | | 201 | |
| MDCON | MDEN | MDOE | MDSLR | MDOPOL | MDOUT | _ | _ | MDBIT | 198 |
| MDSRC | MDMSODIS | _ | — | — | | MDMS | \$<3:0> | | 199 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used in the Data Signal Modulator mode.

^{© 2011-2013} Microchip Technology Inc.

| U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-1/1 | |
|--|-------------------------------------|------------------|------------------|-----------------|------------------|------------------|--------------|--|
| | _ | | STRxSYNC | STRxD | STRxC | STRxB | STRxA | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | | |
| u = Bit is unch | anged | x = Bit is unkr | nown | -n/n = Value a | at POR and BO | R/Value at all o | other Resets | |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | | |
| | | | | | | | | |
| bit 7-5 | Unimplemen | ted: Read as ' | 0' | | | | | |
| bit 4 | STRxSYNC: | Steering Sync | bit | | | | | |
| | 1 = Output ste | eering update | occurs on next | PWM period | | | | |
| | 0 = Output ste | eering update | occurs at the be | eginning of the | instruction cyc | le boundary | | |
| bit 3 | STRxD: Stee | ring Enable bit | D | | | | | |
| | 1 = PxD pin h | as the PWM w | aveform with p | olarity control | from CCPxM< | 1:0> | | |
| | 0 = PxD pin is | s assigned to p | ort pin | | | | | |
| bit 2 | STRxC: Stee | ring Enable bit | С | | | | | |
| | 1 = PxC pin h | as the PWM w | aveform with p | olarity control | from CCPxM< | 1:0> | | |
| | 0 = PxC pin is | s assigned to p | ort pin | | | | | |
| bit 1 STRxB: Steering Enable bit B | | | | | | | | |
| 1 = PxB pin has the PWM waveform with polarity control from CCPxM<1:0> | | | | | | | | |
| | 0 = PxB pin is assigned to port pin | | | | | | | |
| bit 0 | STRxA: Stee | ring Enable bit | A | | | | | |
| | 1 = PxA pin h | as the PWM w | aveform with p | olarity control | from CCPxM<1 | 1:0> | | |
| | 0 = PxA pin is | s assigned to p | ort pin | , | | | | |
| | | | | | | | | |

REGISTER 24-5: PSTRxCON: PWM STEERING CONTROL REGISTER⁽¹⁾

Note 1: The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and PxM<1:0> = 00.

25.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCLx line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCLx.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. Setting CKP will release SCLx and allow more communication.

25.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the 9th falling edge of SCLx.
 - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the 9th falling edge of SCLx. It is now always cleared for read requests.

25.5.6.2 10-Bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCLx is stretched without CKP being cleared. SCLx is released immediately after a write to SSPxADD.

| Note: | Previous version | s of | the | module | did | not | | | | |
|-------|--|------|-----|--------|-----|-----|--|--|--|--|
| | stretch the clock if the second address byte | | | | | | | | | |
| | did not match. | | | | | | | | | |

25.5.6.3 Byte NACKing

When AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the 8th falling edge of SCLx for a received matching address byte. When DHEN bit of SSPxCON3 is set; CKP is cleared after the 8th falling edge of SCLx for received data.

Stretching after the 8th falling edge of SCLx allows the slave to look at the received address or data and decide if it wants to ACK the received data.

25.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2C bus have released SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 25-23).

25.6.6 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted. SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high. When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the 8th bit is shifted out (the falling edge of the 8th clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an \overline{ACK} bit during the 9th bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit on the rising edge of the 9th clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the 9th clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 25-28).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the 8th clock, the master will release the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the 9th clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the 9th clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

25.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all eight bits are shifted out.

25.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

WCOL must be cleared by software before the next transmission.

25.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ($\overline{ACK} = 0$) and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

25.6.6.4 Typical Transmit Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSPx module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the slave address to transmit.
- 6. Address is shifted out the SDAx pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the 9th clock cycle by setting the SSPxIF bit.
- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDAx pin until all eight bits are transmitted.
- 11. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPx-CON2 register. Interrupt is generated once the Stop/Restart condition is complete.

| R/W-0/0 | R-0/0 | R/W-0/0 | R/S/HS-0/0 | R/S/HS-0/0 | R/S/HS-0/0 | R/S/HS-0/0 | R/W/HS-0/0 | | | |
|---|--|---|------------------------------|---|--------------------|----------------|---------------|--|--|--|
| GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | | | |
| bit 7 | | | | | | | | | | |
| | | | | | | | | | | |
| Legend: | | | | | | |] | | | |
| R = Readabl | le bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | | | | |
| u = Bit is und | changed | x = Bit is unkr | nown | -n/n = Value at POR and BOR/Value at all other Resets | | | | | | |
| '1' = Bit is se | et | '0' = Bit is clea | ared | HC = Cleared | d by hardware | S = User set | | | | |
| | | | | | | | | | | |
| bit 7 GCEN: General Call Enable bit (in I ² C Slave mode only) 1 = Enable interrupt when a general call address (0x00 or 00h) is received in the SSPxSR 0 = General call address disabled | | | | | SR | | | | | |
| bit 6 | ACKSTAT: Acknowledge Status bit (in I ² C mode only) 1 = Acknowledge was not received 0 = Acknowledge was received | | | | | | | | | |
| bit 5 | ACKDT: Ackn | owledge Data | bit (in I ² C mod | de only) | | | | | | |
| | In Receive ma Value transmi 1 = Not Ackno 0 = Acknowle | In Receive mode: Value transmitted when the user initiates an Acknowledge sequence at the end of a receive 1 = Not Acknowledge 0 = Acknowledge | | | | | | | | |
| bit 4 | ACKEN: Ackr | nowledge Sequ | ience Enable | bit (in I ² C Mas | ter mode only) | | | | | |
| In Master Receive mode: | | | | | | | | | | |
| | 1 = Initiate Acknowledge sequence on SDAx and SCLx pins, and transmit ACKDT data Automatically cleared by hardware. 0 = Acknowledge sequence idle | | | | | | (DT data bit. | | | |
| bit 3 | RCEN: Receiv | ve Enable bit (i | in I ² C Master i | mode only) | | | | | | |
| | 1 = Enables F 0 = Receive io | 1 = Enables Receive mode for I ² C 0 = Receive idle | | | | | | | | |
| bit 2 | PEN: Stop Co | ndition Enable | bit (in I ² C Ma | ster mode only | y) | | | | | |
| | SCKx Release Control: 1 = Initiate Stop condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Stop condition Idle | | | | | | | | | |
| bit 1 | RSEN: Repeated Start Condition Enable bit (in I²C Master mode only) 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Repeated Start condition Idle | | | | | | y hardware. | | | |
| bit 0 | SEN: Start Co | ondition Enable | /Stretch Enab | le bit | | | | | | |
| | In Master mod 1 = Initiate Sta 0 = Start cond | <u>de:</u> art condition or lition Idle | SDAx and S | CLx pins. Auto | matically cleare | d by hardware | | | | |
| | In Slave mode 1 = Clock stre 0 = Clock stre | <u>e:</u> tching is enabl tching is disab | ed for both sla led | ave transmit ar | nd slave receive | (stretch enabl | ed) | | | |
| Note 1: F | or hits ACKEN R | CEN PEN R | | he l ² C module | is not in the Idle | a mode this hi | t may not be | | | |

REGISTER 25-3: SSPxCON2: SSPx CONTROL REGISTER 2

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

REGISTER 25-5: SSPxMSK: SSPx MASK REGISTER

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | | | |
|---------------------------------------|--|-----------------|---------|---|------------------|----------|---------|--|--|--|
| | | | MSH | <<7:0> | | | | | | |
| bit 7 | | | | | | | bit 0 | | | |
| Logond: | | | | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimpler | nented bit, read | d as '0' | | | | |
| u = Bit is unchanged | | x = Bit is unkr | nown | -n/n = Value at POR and BOR/Value at all other Resets | | | | | | |
| '1' = Bit is set '0' = Bit is cleared | | | ared | | | | | | | |
| bit 7 4 | | | | | | | | | | |
| DIL 7-1 | MSK<7:1>: Mask bits 1 = The received address bit n is compared to SSPxADD<n> to detect l²C address match</n> 0 = The received address bit n is not used to detect l²C address match | | | | | | atch | | | |
| bit 0 | MSK<0>: Mask bit for I ² C Slave mode, 10-bit Address I ² C Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111): 1 = The received address bit 0 is compared to SSPxADD<0> to detect I ² C address match 0 = The received address bit 0 is not used to detect I ² C address match I ² C Slave mode, 7-bit address, the bit is innored | | | | | | | | | |

REGISTER 25-6: SSPxADD: MSSPx ADDRESS AND BAUD RATE REGISTER (I²C MODE)

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-----------------|---------|-----------------|---------|----------------|------------------|----------------|--------------|
| | | | ADD | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | oit | U = Unimpler | nented bit, read | d as '0' | |
| u = Bit is unch | anged | x = Bit is unkn | own | -n/n = Value a | at POR and BC | R/Value at all | other Resets |

Master mode:

1' = Bit is set

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits SCLx pin clock period = ((ADD<7:0> + 1) *4)/Fosc

'0' = Bit is cleared

<u>10-Bit Slave mode — Most Significant Address byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

<u>10-Bit Slave mode — Least Significant Address byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

| bit 7-1 ADD<7:1>: 7-bit address |
|---------------------------------|
|---------------------------------|

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

FIGURE 26-2: EUSART RECEIVE BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 26-1, Register 26-2 and Register 26-3, respectively.

When the receiver or transmitter section is not enabled then the corresponding RX or TX pin may be used for general purpose input and output.

- 26.1.2.8 Asynchronous Reception Setup:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the 9th data bit.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

26.1.2.9 9-bit Address Detection Mode Setup

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character with the 9th bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RCSTA register to get the error flags. The 9th data bit will always be set.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.



FIGURE 26-5: ASYNCHRONOUS RECEPTION

27.5 Timer Resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either Timer0 or Timer1. The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

27.6 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

| Note: | The fixed time base can not be generated |
|-------|---|
| | by the timer resource that the capacitive |
| | sensing oscillator is clocking. |

27.6.1 TIMER0

To select Timer0 as the timer resource for the CPS module:

- Set the T0XCS bit of the CPSCON0 register.
- Clear the TMR0CS bit of the OPTION_REG register.

When Timer0 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer0. Refer to **Section 20.0 "Timer0 Module**" for additional information.

27.6.2 TIMER1

To select Timer1 as the timer resource for the CPS module, set the TMR1CS<1:0> of the T1CON register to '11'. When Timer1 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1. Because the Timer1 module has a gate control, developing a time base for the frequency measurement can be simplified by using the Timer0 overflow flag.

It is recommended that the Timer0 overflow flag, in conjunction with the Toggle mode of the Timer1 Gate, be used to develop the fixed time base required by the software portion of the CPS module. Refer to **Section 21.12 "Timer1 Gate Control Register**" for additional information.

TABLE 27-2: TIMER1 ENABLE FUNCTION

| TMR10N | TMR1GE | Timer1 Operation |
|--------|--------|------------------------|
| 0 | 0 | Off |
| 0 | 1 | Off |
| 1 | 0 | On |
| 1 | 1 | Count Enabled by input |

27.7 Software Control

The software portion of the CPS module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on Timer0 or Timer1.
- Establishing the nominal frequency for the capacitive sensing oscillator.
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load.
- Set the frequency threshold.

27.7.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base.

27.7.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin.
- Use the same fixed time base as the nominal frequency measurement.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.





| TABLE 30-12. TIMERU AND TIMERT EXTERNAL CLOCK REQUIREMENT | TABLE 30-12: | TIMER0 AND TIMER1 | EXTERNAL | CLOCK REQUIREMENT |
|---|--------------|-------------------|----------|--------------------------|
|---|--------------|-------------------|----------|--------------------------|

| Standar | rd Operating | Conditions (u | nless otherwis | e stated) | | | | | |
|---------------|--------------|-------------------------------|--|--------------|---|--------|--------|-------|------------------------|
| Param. No. | Sym. | | Characteristic | C | Min. | Тур† | Max. | Units | Conditions |
| 40* | T⊤0H | T0CKI High F | Pulse Width No Prescaler | | 0.5 Tcy + 20 | | _ | ns | |
| | | | With Prescaler | | 10 | — | _ | ns | |
| 41* | T⊤0L | T0CKI Low F | Pulse Width No Prescaler | | 0.5 Tcy + 20 | — | — | ns | |
| | | | With Prescaler | | 10 | — | — | ns | |
| 42* | TT0P | T0CKI Period | 1 | | Greater of: 20 or <u>Tcy + 40</u> N | _ | — | ns | N = prescale value |
| 45* | T⊤1H | T1CKI High | High Synchronous, No Prescaler | | 0.5 Tcy + 20 | — | _ | ns | |
| | | Time | Synchronous, with Prescaler | | 15 | _ | _ | ns | |
| | | | Asynchronous | | 30 | _ | _ | ns | |
| 46* | T⊤1L | T1CKI Low | Synchronous, No Prescaler | | 0.5 Tcy + 20 | — | _ | ns | |
| | | Time | Synchronous, with Prescaler | | 15 | — | _ | ns | |
| | | | Asynchronous | | 30 | | _ | ns | |
| 47* | TT1P | T1CKI Input Period | Synchronous | | Greater of: 30 or <u>Tcy + 40</u> N | | — | ns | N = prescale value |
| | | | Asynchronous | | 60 | | _ | ns | |
| 48 | Ft1 | Secondary O (Oscillator er | Discillator Input Frequency Range nabled by setting bit T1OSCEN) | | 32.4 | 32.768 | 33.1 | kHz | |
| 49* | TCKEZTMR1 | Delay from E Increment | xternal Clock Ec | lge to Timer | 2 Tosc | — | 7 Tosc | — | Timers in Sync mode |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



FIGURE 31-58: COMPARATOR RESPONSE TIME OVER TEMPERATURE, NORMAL-POWER MODE, CxSP = 1



NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620773642

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.