



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Obsolete	
Core Processor	Z8	
Core Size	8-Bit	
Speed	10MHz	
Connectivity	-	
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT	
Number of I/O	14	
Program Memory Size	1KB (1K x 8)	
Program Memory Type	OTP	
EEPROM Size	-	
RAM Size	64 x 8	
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V	
Data Converters	-	
Oscillator Type	Internal	
Operating Temperature	-40°C ~ 105°C (TA)	
Mounting Type	Surface Mount	
Package / Case	20-SSOP (0.209", 5.30mm Width)	
Supplier Device Package	-	
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8pe003hz010eg	




Figure 2. EPROM Programming Mode Block Diagram

PIN DESCRIPTION (Continued)




Figure 5. 20-Pin SSOP Pin Identification

Table 3. Standard Programming Mode

Pin #	Symbol	Function	Direction
1–5	PB1-PB5	Port B, Pins 1,2,3,4,5	Input/Output
6	NC	No Connection	
7–10	PA7-PA4	Port A, Pins 7,6,5,4	Input/Output
11–14	PA3-PA0	Port A, Pins 3,2,1,0	Input/Output
15	NC	No Connection	
16	V _{CC}	Power Supply	
17	V_{SS}	Ground	
18	XTAL2	Crystal Oscillator Clock	Output
19	XTAL1	Crystal Oscillator Clock	Input
20	PB0	Port B, Pin 0 Input/Output	

ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Units	Note
Ambient Temperature under Bias	-40	+105	С	
Storage Temperature	-65	+150	С	
Voltage on any Pin with Respect to V _{SS}	-0.6	+7	V	1
Voltage on V _{DD} Pin with Respect to V _{SS}	-0.3	+7	V	
Voltage on PB5 Pin with Respect to V _{SS}	-0.6	V _{DD} +1	V	2
Total Power Dissipation		880	mW	
Maximum Allowable Current out of V _{SS}		40	mA	3
Maximum Allowable Current into V _{DD}		40	mA	3
Maximum Allowable Current into an Input Pin	-600	+600	μΑ	4
Maximum Allowable Current into an Open-Drain Pin	-600	+600	μΑ	5
Maximum Allowable Output Current Sunk by Any I/O Pin		25	mA	
Maximum Allowable Output Current Sourced by Any I/O Pin		25	mA	
Maximum Allowable Output Current Sunk by Port A		40	mA	3
Maximum Allowable Output Current Sourced by Port A		40	mA	3
Maximum Allowable Output Current Sunk by Port B		40	mA	3
Maximum Allowable Output Current Sourced by Port B		40	mA	3

Notes:

- 1. Applies to all pins except the PB5 pin and where otherwise noted.
- 2. There is no input protection diode from pin to V_{DD} .
- 3. Peak Current. Do not exceed 25mA average current in either direction.
- 4. Excludes XTAL pins.
- 5. Device pin is not at an output Low state.

Stresses greater than those listed under Absolute Maximum Ratings can cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period

can affect device reliability. Total power dissipation should not exceed 880 mW for the package. Power dissipation is calculated as follows:

$$\begin{aligned} \text{Total Power Dissipation} &= V_{DD} \times [I_{DD} - (\text{sum of } I_{OH})] \\ &+ \text{sum of } [(V_{DD} - V_{OH}) \times I_{OH}] \\ &+ \text{sum of } (V_{OL} \times I_{OL}) \end{aligned}$$

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 7).




Figure 7. Test Load Diagram

CAPACITANCE

 $T_A = 25$ °C, $V_{CC} = GND = 0V$, f = 1.0 MHz, unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	12 pF
Output capacitance	0	12 pF
I/O capacitance	0	12 pF

DC ELECTRICAL CHARACTERISTICS (Continued)

Table 6. DC Electrical Characteristics

				C to +105°C				
			Extended T	emperatures	Typical ²			
Sym	Parameter	V_{CC}^{1}	Min	Max	@ 25°C	Units	Conditions	Notes
V _{CH}	Clock Input High Voltage	4.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V	Driven by External Clock Generator	
		5.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	4.5V	V _{SS} -0.3	0.2 V _{CC}	1.5	V	Driven by External Clock Generator	
		5.5V	V _{SS} -0.3	0.2 V _{CC}	1.5	V	Driven by External Clock Generator	
V _{IH} Input High Voltage	4.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V			
		5.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V		
V _{IL}	Input Low Voltage	4.5V	V _{SS} -0.3	0.2 V _{CC}	1.5	V		
		5.5V	V _{SS} -0.3	0.2 V _{CC}	1.5	V		
V _{OH}	Output High	4.5V	V _{CC} -0.4		4.8	V	I _{OH} = -2.0 mA	
	Voltage	5.5V	V _{CC} -0.4		4.8	V	I _{OH} = -2.0 mA	
V _{OL1}	Output Low	4.5V		0.4	0.1	V	I _{OL} = +4.0 mA	
	Voltage	5.5V		0.4	0.1	V	I _{OL} = +4.0 mA	
V _{OL2}	Output Low	4.5V		1.2	0.5	V	I _{OL} = +12 mA	
	Voltage	5.5V		1.2	0.5	V	I _{OL} = +12 mA	
V _{OFFSET}	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
I _{IL}	Input Leakage	4.5V	-1.0	2.0	<1.0	μΑ	$V_{IN} = 0V, V_{CC}$	
		5.5V	-1.0	2.0	<1.0	μΑ	$V_{IN} = 0V, V_{CC}$	
I _{OL}	Output Leakage	4.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
		5.5V	-1.0	2.0	<1.0	μΑ	$V_{IN} = 0V, V_{CC}$	
V _{ICR}	Comparator Input	4.5V	0	V _{CC} –1.5V		V		3
	Common Mode Voltage Range	5.5V	0	V _{CC} –1.5V		V		3
R _{PB5}	PB5 Pull-up	4.5V	100		200	kOhm		4
	Resistor	5.5V	100		200			
V_{LV}	V _{CC} Low-Voltage Protection		2.45	2.85	2.60	V		
I _{CC}	Supply Current	4.5V		7.0	4.0	mA	@ 10 MHz	5,6
		5.5V		7.0	4.0	mA	@ 10 MHz	5,6

Notes:

- 1. The V_{CC} voltage specification of 4.5V and 5.5V guarantees 5.0V $\pm 0.5 \text{V}.$
- 2. Typical values are measured at $V_{CC} = 5.0V$; $V_{SS} = 0V = GND$. 3. For analog comparator input when analog comparator is enabled.
- 4. No protection diode is provided from the pin to $V_{\mbox{\scriptsize CC}}$. External protection is recommended.
- 5. All outputs are unloaded and all inputs are at V_{CC} or V_{SS} level.
- 6. CL1 = CL2 = 22 pF.
- 7. Same as note 5, except inputs are at V_{CC} .

 $= 0V,V_{CC}$


Table 6. DC Electrical Characteristics (Continued)

	T _A = −40°C to +105°C Extended Temperatures Typical ²									
Sym	Parameter	V_{CC}^{1}	Min	Max	@ 25°C	Units	Conditions	Notes		
I _{CC1}	Standby Current	4.5V		2.0	1.0	mA	HALT mode $V_{IN} = 0V$, V_{CC} @ 10 MHz	5,6		
		5.5V		2.0	1.0	mA	HALT mode $V_{IN} = 0V$, V_{CC} @ 10 MHz	5,6		
I _{CC2}	Standby Current	4.5V		700	250	nA	STOP mode V _{IN} = 0V,V _{CC}	7		
		5.5V		700	250	nA	STOP mode V _{IN}	7		

Notes:

- 1. The V_{CC} voltage specification of 4.5V and 5.5V guarantees 5.0V $\pm 0.5 \text{V}.$
- 2. Typical values are measured at $V_{CC} = 5.0V$; $V_{SS} = 0V = GND$. 3. For analog comparator input when analog comparator is enabled.
- 4. No protection diode is provided from the pin to V_{CC}. External protection is recommended.
- 5. All outputs are unloaded and all inputs are at $V_{\mbox{\footnotesize CC}}$ or $V_{\mbox{\footnotesize SS}}$ level.
- 6. CL1 = CL2 = 22 pF.
- 7. Same as note 5, except inputs are at $V_{\mbox{\footnotesize CC}}$.

AC ELECTRICAL CHARACTERISTICS






Figure 8. AC Electrical Timing Diagram

Table 7. Additional Timing

 $T_A = 0$ °C to +70°C $T_A = -40$ °C to +105°C @ 10 MHz

No	Symbol	Parameter	V _{CC} ¹	Min	Max	Units	Notes
1	T _P C	Input Clock Period	3.0V	100	DC	ns	2
		_	5.5V	100	DC	ns	2
2	T _R C,T _F C	Clock Input Rise and Fall Times	3.0V		15	ns	2
		_	5.5V		15	ns	2
3	T _W C	Input Clock Width	3.0V	50		ns	2
		_	5.5V	50		ns	2
4	T _W IL	Int. Request Input Low Time	3.0V	70		ns	2
		_	5.5V	70		ns	2
5	T _W IH	Int. Request Input High Time	3.0V	5TpC			2
			5.5V	5TpC			2
6	T _{WSM}	STOP mode Recovery Width	3.0V	25		ns	
		Spec.	5.5V	25		ns	
7	T _{OST}	Oscillator Start-Up Time	3.0V		5TpC		
		_	5.5V		5TpC		
8	T _{POR}	Power-On Reset Time	3.0V	128 T _P C + T _{OST}			
		-	5.5V				

Notes:

1. The V_{DD} voltage specification of 3.0V guarantees 3.0V. The V_{DD} voltage specification of 5.5V guarantees 5.0V \pm 0.5V. 2. Timing Reference uses 0.7 V_{CC} for a logical 1 and 0.2 V_{CC} for a logical 0.

IREQ SOFTWARE INTERRUPT GENERATION

IREQ can be used to generate software interrupts by specifying IREQ as the destination of any instruction referencing the Z8Plus Standard Register File. These software interrupts (SWI) are controlled in the same manner as hardware generated requests. In other words, the IMASK controls the enabling of each SWI.

To generate a SWI, the request bit in IREQ is set by the following statement:

OR IREQ, #NUMBER

The immediate data variable, NUMBER, has a 1 in the bit position corresponding to the required level of SWI. For example, an SWI must be issued when an IREQ5 occurs. Bit 5 of NUMBER must have a value of 1.

OR IREQ, #00100000B

If the interrupt system is globally enabled, IREQ5 is enabled, and there are no higher priority requests pending, control is transferred to the service routine pointed to by the IREQ5 vector.

Note: Software may modify the IREQ register at any time. Care should be taken when using any instruction that modifies the IREQ register while interrupt sources are active. The software writeback always takes precedence over the hardware. If a software writeback takes place on the same cycle as an interrupt source tries to set an IREQ bit, the new interrupt is lost.

Nesting of Vectored Interrupts

Nesting vectored interrupts allows higher priority requests to interrupt a lower priority request. To initiate vectored interrupt nesting, perform the following steps during the interrupt service routine:

- PUSH the old IMASK on the stack
- Load IMASK with a new mask to disable lower priority interrupts
- Execute an El instruction
- Proceed with interrupt processing
- Execute a DI instruction after processing is complete
- Restore the IMASK to its original value by POPing the previous mask from the stack
- Execute IRET

Depending on the application, some simplification of the above procedure may be possible.

RESET Conditions

The IMASK and IREQ registers initialize to 00h on RESET.

PROGRAMMABLE OPTIONS

EPROM Protect. When selecting the DISABLE EPROM PROTECT/ENABLE TESTMODE option, the user can read the software code in the program memory. ZiLOG's internal factory test mode, or any of the standard test mode methods, are useful for reading or verifying the code in the microcontroller when using an EPROM programmer. If the user should select the ENABLE EPROM PROTECT/DISABLE TESTMODE option, it is not possible to read the code using a tester, programmer, or any other standard method. As a result, ZiLOG is unable to test the EPROM memory at any time after customer delivery.

This option bit only affects the user's ability to read the code and has no effect on the operation of the part in an application. ZiLOG tests the EPROM memory before customer delivery whether or not the ENABLE EPROM PROTECT/DISABLE TESTMODE option is selected; ZiLOG provides a standard warranty for the part.

System Clock Source. When selecting the RC OSCILLATOR ENABLE option, the oscillator circuit on the microcontroller is configured to work with an external RC circuit. When selecting the Crystal/Other Clock Source option, the oscillator circuit is configured to work with an external crystal, ceramic resonator, or LC oscillator.

OSCILLATOR OPERATION

The Z8Plus MCU uses a Pierce oscillator with an internal feedback resistor (Figure 14). The advantages of this circuit are low-cost, large output signal, low-power level in the crystal, stability with respect to V_{CC} and temperature, and low impedances (not disturbed by stray effects).




Figure 14. Pierce Oscillator with Internal Feedback Circuit

One drawback to the Pierce oscillator is the requirement for high gain in the amplifier to compensate for feedback path losses. The oscillator amplifies its own noise at start-up until it settles at the frequency that satisfies the gain/phase requirements. A x B = 1; where A = VO/VI is the gain of the amplifier, and B = VI/VO is the gain of the feedback element. The total phase shift around the loop is forced to 0 (360 degrees). V_{IN} must be in phase with itself; therefore, the amplifier/inverter provides a 180-degree phase shift, and the feedback element is forced to provide the other 180-degree phase shift.

R1 is a resistive component placed from output to input of the amplifier. The purpose of this feedback is to bias the amplifier in its linear region and provide the start-up transition.

Capacitor C2, combined with the amplifier output resistance, provides a small phase shift. It also provides some attenuation of overtones.

Capacitor C_1 , combined with the crystal resistance, provides an additional phase shift.

Start-up time may be affected if C_1 and C_2 are increased dramatically in size. As C_1 and C_2 increase, the start-up time

increases until the oscillator reaches a point where it ceases to operate.

For fast and reliable oscillator start-up over the manufacturing process range, the load capacitors should be sized as low as possible without resulting in overtone operation.

Layout

Traces connecting crystal, caps, and the Z8Plus oscillator pins should be as short and wide as possible to reduce parasitic inductance and resistance. The components (caps, the crystal, and resistors) should be placed as close as possible to the oscillator pins of the Z8Plus.

The traces from the oscillator pins of the integrated circuit (IC) and the ground side of the lead caps should be guarded from all other traces (clock, V_{CC} , address/data lines, and system ground) to reduce cross talk and noise injection. Guarding is usually accomplished by keeping other traces and system ground trace planes away from the oscillator circuit, and by placing a Z8Plus device V_{SS} ground ring around the traces/components. The ground side of the oscillator lead caps should be connected to a single trace to the Z8Plus device V_{SS} (GND) pin. It should not be shared with any other system-ground trace or components except at the Z8Plus device V_{SS} pin. The objective is to prevent differential system ground noise injection into the oscillator (Figure 15).

Indications of an Unreliable Design

There are two major indicators that are used in working designs to determine their reliability over full lot and temperature variations. They are:

Start-Up Time. If start-up time is excessive, or varies widely from unit to unit, there is probably a gain problem. To fix the problem, the C_1 and C_2 capacitors require reduction. The amplifier gain is either not adequate at frequency, or the crystal R's are too large.

Output Level. The signal at the amplifier output should swing from ground to V_{CC} to indicate adequate gain in the amplifier. As the oscillator starts up, the signal amplitude grows until clipping occurs. At that point, the loop gain is effectively reduced to unity, and constant oscillation is achieved. A signal of less than 2.5 volts peak-to-peak is an indication that low gain can be a problem. Either C_1 or C_2 should be made smaller, or a low-resistance crystal should be used.

LC OSCILLATOR

The Z8Plus oscillator can use an inductor capacitor oscillator (LC) network to generate an XTAL clock (Figure 17).

The frequency stays stable over V_{CC} and temperature. The oscillation frequency is determined by the equation:

Frequency =
$$\frac{1}{2\pi \left(LC_{T}\right)^{1/2}}$$

where L is the total inductance including parasitics, and C_T is the total series capacitance including parasitics.

Simple series capacitance is calculated using the equation at the top of the next column.

$$1/C_T = 1/C_1 + 1/C_2$$
If $C_1 = C_2$
 $1/C_T = 2/C_1$
 $C_1 = 2C_T$

A sample calculation of capacitance C_1 and C_2 for 5.83-MHz frequency and inductance value of 27 μH is displayed as follows:

5.83 (10⁶) =
$$\frac{1}{2\pi \left[27 (10^{-6}) C_{T}\right]^{1/2}}$$

$$C_T = 27.6 pF$$

Thus,
$$C_1 = 55.2 \text{ pF}$$
 and $C_2 = 55.2 \text{ pF}$.

TIMERS

Two 8-bit timers, timer 0 (T0) and timer 1 (T1) are available to function as a pair of independent 8-bit standard timers. They may also be cascaded to function as a 16-bit Pulse-

Width Modulator (PWM) timer. Two additional 8-bit timers (T2 and T3) are provided, but they can only operate as one 16-bit standard timer.





Figure 19. 16-Bit Standard Timer

TIMERS (Continued)



Note: Timer T01 is a 16-bit PWM Timer formed by cascading 8-bit timers T1 (MSB) and T0 (LSB). T23 is a standard 16-bit timer formed by cascading 8-bit timers T3 (MSB) and T2 (LSB).

Figure 22. TCTLLO Register

A pair of READ/WRITE registers is utilized for each 8-bit timer. One register is defined to contain the auto-initialization value for the timer. The second register contains the current value for the timer. When a timer is enabled, the timer decrements the value in its count register and continues decrementing until it reaches 0. An interrupt is generated, and the contents of the auto-initialization register are optionally copied into the count value register. If auto-initialization is not enabled, the timer stops counting when the value reaches 0. Control logic clears the appropriate control register bit to disable the timer. This operation is referred to as a *single-shot*. If auto-initialization is enabled, the timer counts from the initialization value. Software must not attempt to use timer registers for any other function.

User software is allowed to write to any WRITE register at any time; however, care should be taken if timer registers are updated while the timer is enabled. If software changes the count value while the timer is in operation, the timer continues counting from the updated value.

Note: Unpredictable behavior can occur if the value updates at the same time that the timer reaches 0.

Similarly, if user software changes the initialization value register while the timer is active, the next time that the timer reaches 0, the timer initializes to the changed value.

Note: Unpredictable behavior can occur if the initialization value register is changed while the timer is in the process of being initialized.

The initialization value is determined by the exact timing of the WRITE operation. In all cases, the Z8Plus assigns a higher priority to the software WRITE than to a decrementer write-back. However, when hardware clears a control register bit for a timer that is configured for single-shot operation, the clearing of the control bit overrides a software WRITE. A READ of either register can be conducted at any time, with no effect on the functionality of the timer.

TIMERS (Continued)




Figure 23. PortB Special Function Register




Figure 24. Port B Directional Control Register




Figure 25. Timer T0 Output Through T_{OUT}

RESET CONDITIONS

After a RESET, the timers are disabled. See Table 8 for timer control, value, and auto-initialization register status after RESET.

I/O PORTS

The Z8Plus dedicates 14 lines to input and output. These lines are grouped into two ports known as Port A and Port B. Port A is an 8-bit port, bit programmable as either inputs or outputs. Port B can be programmed to provide either standard input/output, or the following special functions: T0 output, comparator input, SMR input, and external interrupt inputs.

All pins except PB5 include push-pull CMOS outputs. In addition, the outputs of Port A on a bit-wise basis can be configured for open-drain operation. The ports operate on a bit-wise basis. As such, the register values for/at a given bit position only affect the bit in question.

Each port is defined by a set of four control registers (Figure 26).




Figure 26. Port A Configuration with Open-Drain Capability and Schmitt-Trigger

Directional Control and Special Function Registers

Each port on the Z8Plus features a dedicated directional control register that determines (on a bit-wise basis) if a given port bit operates as input or output.

Each port on the Z8Plus features a special function register (SFR) that, in conjunction with the directional control register, implements (on a bit-by-bit basis) any special functionality that can be defined for each particular port bit.

Table 14. I/O Ports Registers

Register	Address	Identifier
Port B Special Function	0D7H	PTBSFR
Port B Directional Control	0D6H	PTBDIR
Port B Output Value	0D5H	PTBOUT
Port B Input Value	0D4H	PTBIN
Port A Special Function	0D3H	PTASFR
Port A Directional Control	0D2H	PTADIR
Port A Output Value	0D1H	PTAOUT
Port A Input Value	0D0H	PTAIN

Input and Output Value Registers

Each port features an Output Value Register and an input value register. For port bits configured as an input by means of the directional control register, the input value register

PORT B

Port B Description

Port B is a 6-bit (bidirectional), CMOS-compatible I/O port. These six I/O lines can be configured under software control to be an input or output. Each bit is configured independently from the other bits. That is, one bit may be set to INPUT while another bit is set to OUTPUT.

In addition to standard input/output capability, five pins of Port B provide special functionality as indicated in Table 15.

Special functionality is invoked via the Port B special function register. Port B, bit 5, is an open-drain-only pin when in output mode. There is no high-side driver on the output stage, nor is there any high-side protection device, because PB5 acts as the V_{PP} pin for EPROM programming mode. The user should always place an external protection diode on this pin. See Figure 32.

Table 15. Port B Special Functions

Port Pin	Input Special Function	Output Special Function
PB0	Stop Mode Recovery Input	None
PB1	None	T0 Output
PB2	IRQ3	None
PB3	Comparator Reference Input	None
PB4	Comparator Signal Input/IRQ1/IRQ4	None




Figure 32. Port B Special Function Register

PORT B CONTROL REGISTERS




Figure 38. Port B Input Value Register




Figure 39. Port B Output Value Register




Figure 40. Port B Directional Control Register

I/O PORT RESET CONDITIONS

Full Reset

Port A and Port B output value registers are not affected by RESET.

On RESET, the Port A and Port B directional control registers are cleared to all zeros, which defines all pins in both ports as inputs.

On RESET, the directional control registers redefine all pins as inputs, and the Port A and Port B input value registers

overwrites the previously held data with the current sample of the input pins.

On RESET, the Port A and Port B special function registers are cleared to 00h, which deactivates all port special functions.

Note: The SMR and WDT time-out events are *not* full device resets. The port control registers are not affected by either of these events.

ANALOG COMPARATOR

The device includes one on-chip analog comparator. Pin PB4 features a comparator front end. The comparator reference voltage is on pin PB3.

Comparator Description

The on-chip comparator can process an analog signal on PB4 with reference to the voltage on PB3. The analog function is enabled by programming the Port B special function register bits 3 and 4.

When the analog comparator function is enabled, bit 4 of the input register is defined as holding the synchronized output of the comparator, while bit 3 retains a synchronized sample of the reference input.

If the interrupts for PB4 are enabled when the comparator special function is selected, the output of the comparator generates interrupts.

COMPARATOR OPERATION

The comparator output reflects the relationship between the analog input to the reference input. If the voltage on the analog input is higher than the voltage on the reference input, then the comparator output is at a High state. If the voltage on the analog input is lower than the voltage on the reference input, then the analog output is at a Low state.

Comparator Definitions

V_{ICR}

The usable voltage range for the positive input and reference input is called the Comparator Input Common Mode Voltage Range (V_{ICR}).

Note: The comparator is not guaranteed to work if the input is outside of the V_{ICR} range.

VOFFSET

The absolute value of the voltage between the positive input and the reference input required to make the comparator output voltage switch is the Comparator Input Offset Voltage (VOFFSET).

I_{10}

For the CMOS voltage comparator input, the input offset current (I_{1O}) is the leakage current of the CMOS input gate.

HALT Mode

The analog comparator is functional during HALT mode. If the interrupts are enabled, an interrupt generated by the comparator causes a return from HALT mode.

STOP Mode

The analog comparator is disabled during STOP mode. The comparator is powered down to prevent it from drawing any current.

Low Voltage Protection. An on-board Voltage Comparator checks that the V_{CC} is at the required level to ensure correct operation of the device. A reset is globally driven if V_{CC} is below the specified voltage (Low Voltage Protection).

The device functions normally at or above 3.0V under all conditions, and is guaranteed to function normally at supply voltages above the Low Voltage Protection trip point. Below 3.0V, the device functions normally until the Low Voltage

INPUT PROTECTION

All I/O pins feature diode input protection. There is a diode from the I/O pad to V_{CC} and V_{SS} (Figure 43).




Figure 43. I/O Pin Diode Input Protection

However, the PB5 pin features only the input protection diode, from the pad to V_{SS} (Figure 44).





Figure 44. PB5 Pin Input Protection


The high-side input protection diode was removed on this pin to allow the application of high voltage during the OTP programming mode.

For better noise immunity in applications that are exposed to system EMI, a clamping diode to V_{SS} from this pin should be used to prevent entering the OTP programming mode or to prevent high voltage from damaging this pin.

PACKAGE INFORMATION




SYMBOL	MILLIMETER		INCH		
O I I I DEL	MIN	MAX	MIN	MAX	
A1	0.51	0.81	.020	.032	
SA	3.25	3.43	.128	.135	
В	0.38	0.53	.015	.021	
B1	1.14	1.65	.045	.065	
С	0.23	0.38	.009	.015	
D	22.35	23.37	.880	.920	
E	7.62	8.13	.300	.320	
E1	6.22	6.48	.245	.255	
e	2.54	TYP	.100 TYP		
eA	7.87	8.89	.310	.350	
L	3.18	3.81	.125	.150	
Q1	1.52	1.65	.060	.065	
2	0.89	1.65	.035	.065	



CONTROLLING DIMENSIONS : INCH


Figure 45. 18-Pin DIP Package Diagram



CVIIDOI	MILLI	METER	l In	NCH .
SYMBOL	MIN	MAX	MIN	MAX
Α	2.40	2.65	0.094	0.104
A1	0.10	0.30	0.004	0.012
A2	2.24	2.44	0.088	0.096
В	0.36	0.46	0.014	0.018
С	0.23	0.30	0.009	0.012
D	11.40	11.75	0.449	0.463
Ε	7.40	7.60	0.291	0.299
[e]	1.27	TYP	0.05	O TYP
Н	10.00	10.65	0.394	0.419
h	0.30	0.50	0.012	0.020
L	0.60	1.00	0.024	0.039
Q1	0.97	1.07	0.038	0.042

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

Figure 46. 18-Pin SOIC Package Diagram



SYMBOL	MILLIMETER			INCH		
SIMBOL	MIN	NOM	MAX	MIN	NOM	MAX
A	1.73	1.85	1.98	0.068	0.073	0.078
A1	0.05	0.13	0.21	0.002	0.005	0.008
A 2	1.68	1.73	1.83	0.066	0.068	0.072
В	0.25	0.30	0.38	0.010	0.012	0.015
С	0.13	0.15	0.22	0.005	0.006	0.009
D	7.07	7.20	7.33	0.278	0.283	0.289
E	5.20	5.30	5.38	0.205	0.209	0.212
е	0.65 TYP				0.0256 TY	P
Н	7.65	7.80	7.90	0.301	0.307	0.311
L	0.56	0.75	0.94	0.022	0.030	0.037
Q1	0.74	0.78	0.82	0.029	0.031	0.032

Figure 47. 20-Pin SSOP Package Diagram

ORDERING INFORMATION

Standard Temperature	
18-Pin DIP	Z8PE003PZ010SC
18-Pin SOIC	Z8PE003SZ010SC
20-Pin SSOP	Z8PE003HZ010SC
Extended Temperature	
18-Pin DIP	Z8PE003PZ010EC
18-Pin SOIC	Z8PE003SZ010EC
20-Pin SSOP	Z8PE003CZ010EC

For fast results, contact your local ZiLOG sales office for assistance in ordering the part(s) required.

Codes	
Preferred Package	PZ = Plastic DIP
Longer Lead Time	SZ = SOIC
	HZ = SSOP
Speed	010 = 10 MHz
Standard Temperature	$S = 0^{\circ}C \text{ to } +70^{\circ}C$
Extended Temperature	$E = -40^{\circ}C \text{ to } +105^{\circ}C$
Environmental Flow	C = Plastic Standard

Example:

The Z8PE003PZ010SC is a 10-MHz DIP, 0°C to 70°C, with Plastic Standard Flow.

Z	ZiLOG Prefix
8PE	Z8Plus Product
003	Product Number
PZ	Package Designation Code
010	Speed
SC	Temperature and Environmental Flow

Pre-Characterization Product:

The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or non-conformance

with some aspects of the document may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues.

©1999 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of

life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

ZiLOG, Inc. 910 East Hamilton Avenue, Suite 110 Campbell, CA 95008 Telephone (408) 558-8500 FAX 408 558-8300

Internet: http://www.zilog.com