E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 10MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 14 |
| Program Memory Size | 1KB (1K x 8) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 64 x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/z8pe003hz010sc |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2. EPROM Programming Mode Block Diagram





Table 2. EPROM Programming Mode

| Pin # | Symbol | Function | Direction |
|-------|-----------------------|-----------------------------|--------------|
| 1 | PGM | Program Mode | Input |
| 2–4 | GND | Ground | |
| 5 | ADCLR/V _{PP} | Clear Clock/Program Voltage | Input |
| 6–9 | D7–D4 | Data 7,6,5,4 | Input/Output |
| 10–13 | D3D0 | Data 3,2,1,0 | Input/Output |
| 14 | V _{DD} | Power Supply | |
| 15 | GND | Ground | |
| 16 | NC | No Connection | |
| 17 | XTAL1 | 1-MHz Clock | Input |
| 18 | ADCLK | Address Clock | Input |

ABSOLUTE MAXIMUM RATINGS

| Parameter | Min | Max | Units | Note |
|---|------|--------------------|-------|------|
| Ambient Temperature under Bias | -40 | +105 | С | |
| Storage Temperature | -65 | +150 | С | |
| Voltage on any Pin with Respect to V _{SS} | -0.6 | +7 | V | 1 |
| Voltage on V_{DD} Pin with Respect to V_{SS} | -0.3 | +7 | V | |
| Voltage on PB5 Pin with Respect to V _{SS} | -0.6 | V _{DD} +1 | V | 2 |
| Total Power Dissipation | | 880 | mW | |
| Maximum Allowable Current out of V _{SS} | | 40 | mA | 3 |
| Maximum Allowable Current into V _{DD} | | 40 | mA | 3 |
| Maximum Allowable Current into an Input Pin | -600 | +600 | μA | 4 |
| Maximum Allowable Current into an Open-Drain Pin | -600 | +600 | μA | 5 |
| Maximum Allowable Output Current Sunk by Any I/O Pin | | 25 | mA | |
| Maximum Allowable Output Current Sourced by Any I/O Pin | | 25 | mA | |
| Maximum Allowable Output Current Sunk by Port A | | 40 | mA | 3 |
| Maximum Allowable Output Current Sourced by Port A | | 40 | mA | 3 |
| Maximum Allowable Output Current Sunk by Port B | | 40 | mA | 3 |
| Maximum Allowable Output Current Sourced by Port B | | 40 | mA | 3 |

Notes:

1. Applies to all pins except the PB5 pin and where otherwise noted.

2. There is no input protection diode from pin to $\ensuremath{\mathsf{V}_{\text{DD}}}$.

3. Peak Current. Do not exceed 25mA average current in either direction.

4. Excludes XTAL pins.

5. Device pin is not at an output Low state.

Stresses greater than those listed under Absolute Maximum Ratings can cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period can affect device reliability. Total power dissipation should not exceed 880 mW for the package. Power dissipation is calculated as follows:

 $\begin{array}{l} \mbox{Total Power Dissipation} &= V_{DD} \; x \; [I_{DD} - (sum \; of \; I_{OH})] \\ &+ sum \; of \; [(V_{DD} - V_{OH}) \; x \; I_{OH}] \\ &+ sum \; of \; (V_{OL} \; x \; I_{OL}) \end{array}$

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 7).



Figure 7. Test Load Diagram

CAPACITANCE

 T_{A} = 25°C, V_{CC} = GND = 0V, f = 1.0 MHz, unmeasured pins returned to GND.

| Parameter | Min | Max |
|--------------------|-----|-------|
| Input capacitance | 0 | 12 pF |
| Output capacitance | 0 | 12 pF |
| I/O capacitance | 0 | 12 pF |

| | | 5 | T _A = 0°C Standard To | to +70°C emperatures | Tunical ² | | | |
|------------------|-----------------|------------------------------|-------------------------------------|-------------------------|----------------------|-------|---|-------|
| Sym | Parameter | V _{CC} ¹ | Min | Max | @ 25°C | Units | Conditions | Notes |
| I _{CC} | Supply Current | 3.0V | | 2.5 | 2.0 | mA | @ 10 MHz | 5,6 |
| | | 5.5V | | 6.0 | 3.5 | mA | @ 10 MHz | 5,6 |
| I _{CC1} | Standby Current | 3.0V | | 2.0 | 1.0 | mA | HALT mode V _{IN} = 0V, V _{CC} @ 10 MHz | 5,6 |
| | | 5.5V | | 4.0 | 2.5 | mA | HALT mode V _{IN} = 0V, V _{CC} @ 10 MHz | 5,6 |
| I _{CC2} | Standby Current | | | 500 | 150 | nA | STOP mode V _{IN} = 0V, V _{CC} | 7 |

Table 5. DC Electrical Characteristics (Continued)

Notes:

1. The V_{CC} voltage specification of 3.0V guarantees 3.0V; the V_{CC} voltage specification of 5.5V guarantees 5.0V \pm 0.5V. 2. Typical values are measured at V_{CC} = 3.3V and V_{CC} = 5.0V; V_{SS} = 0V = GND. 3. For the analog comparator input when the analog comparator is enabled.

4. No protection diode is provided from the pin to V_{CC}. External protection is recommended.

5. All outputs are unloaded and all inputs are at the V_{CC} or V_{SS} level.

6. CL1 = CL2 = 22 pF.

7. Same as note 5, except inputs are at V_{CC} .

The device is based on the ZiLOG Z8Plus Core Architecture. This core is capable of addressing up to 64KB of program memory and 4 KB of RAM. Register RAM is accessed as either 8- or 16-bit registers using a combination of 4-, 8-, and 12-bit addressing modes. The architecture supports up to 15 vectored interrupts from external and internal sources. The processor decodes 44 CISC instructions using 6 addressing modes. See the <u>Z8Plus User's Manual</u> for more information.

RESET

This section describes the Z8Plus reset conditions, reset timing, and register initialization procedures. Reset is generated by the Voltage Brown-Out/Power-On Reset (VBO/POR), Watch-Dog Timer (WDT), and Stop-Mode Recovery (SMR).

A system reset overrides all other operating conditions and puts the Z8Plus device into a known state. To initialize the chip's internal logic, the POR device counts 64 internal clock cycles after the oscillator stabilizes. The control registers and ports are not reset to their default conditions after wakeup from a STOP mode or WDT time-out.

During **RESET**, the value of the program counter is 0020H. The I/O ports and control registers are configured to their default reset state. Resetting the device does not affect the contents of the general-purpose registers.

The **RESET** circuit initializes the control and peripheral registers, as shown in Table 8. Specific reset values are indicated by a 1 or a 0, while bits whose states are unchanged or unknown from Power-Up are indicated by the letter U.

Program execution starts 10 External Crystal (XTAL) clock cycles after the POR delay. The initial instruction fetch is from location 0020H. Figure 9 indicates reset timing.

After a reset, the first routine executed must be one that initializes the TCTLHI control register to the required system configuration This activity is followed by initialization of the remaining control registers.

| | | | | | B | its | | | | |
|---|----------------------------------|---|---|---|---|-----|---|---|---|---|
| Deviator (HEV) | Dogiotor Norro | 7 | c | F | 4 | | 2 | 1 | • | Commente |
| Register (REA) | Register Name | / | O | 5 | 4 | 3 | 2 | | U | |
| FF | Stack Pointer | 0 | 0 | U | U | U | U | U | U | Stack pointer is not affected by RESET. |
| FE | Reserved | | | | | | | | | |
| FD | Register Pointer | U | U | U | U | 0 | 0 | 0 | 0 | Register pointer is not affected by RESET. |
| FC | Flags | U | U | U | U | U | U | * | * | Only WDT & SMR flags are affected by RESET. |
| FB | Interrupt Mask | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | All interrupts masked by RESET. |
| FA | Interrupt Request | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | All interrupt requests cleared by RESET. |
| F9–F0 | Reserved | | | | | | | | | |
| EF–E0 | Virtual Copy | | | | | | | | | Virtual copy of the current working register set. |
| DF–D8 | Reserved | | | | | | | | | |
| D7 | Port B Special Function | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Deactivates all port special functions after RESET. |
| D6 | Port B Directional Control | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Defines all bits as inputs in PortB after RESET. |
| D5 | Port B Output | U | U | U | U | U | U | U | U | Output register not affected by RESET. |
| Note: *The SMR and WDT flags are set to indicate the source of the RESET. | | | | | | | | | | |

Table 8. Control and Peripheral Registers*



Figure 10. Reset Circuitry with POR, WDT, V_{BO} , and SMR

INTERRUPT SOURCES

Table 10 presents the interrupt types, sources, and vectors available in the Z8Plus. Other processors from the Z8Plus family may define the interrupts differently.

| Name | Sources | Vector Location | Comments | Fixed Priority |
|---------------------------------------|-------------------------------|---|-------------------------------------|----------------|
| IREQ ₀ | Timer0 Time-out | 2,3 | Internal | 1 (Highest) |
| IREQ ₁ | PB4 High-to-Low Transition | 4,5 External (PB4), Edge 2 Triggered | | 2 |
| IREQ ₂ | Timer1 Time-out | 6,7 | Internal | 3 |
| IREQ ₃ | PB2 High-to-Low Transition | 8,9 | External (PB2), Edge 4 Triggered | |
| IREQ ₄ | PB4 Low-to-High Transition | A,B | External (PB4), Edge Triggered | 5 |
| IREQ ₅ | Timer2 Time-out | C,D | Internal | 6 (Lowest) |
| IREQ ₆ –IREQ ₁₅ | Reserved | | Reserved for future expansion | |

Table 10. Interrupt Types, Sources, and Vectors

External Interrupt Sources

External sources can be generated by a transition on the corresponding Port pin. The interrupt may detect a rising edge, a falling edge, or both.

Notes: The interrupt sources and trigger conditions are device dependent. See the device product specification to determine available sources (internal and external), triggering edge options, and exact programming details.

Although interrupts are edge triggered, minimum interrupt request Low and High times must be observed for proper operation. See the device product specification for exact timing requirements on external interrupt requests (T_WIL , T_WIH).

Internal Interrupt Sources

Internal interrupt sources and trigger conditions are device dependent. On-chip peripherals may set interrupt under various conditions. Some peripherals always set their corresponding IREQ bit while others must be specifically configured to do so.

See the device product specification to determine available sources, triggering edge options, and exact programming

details. For more details on the interrupt sources, refer to the chapters describing the timers, comparators, I/O ports, and other peripherals.

Interrupt Mask Register (IMASK) Initialization

The IMASK register individually or globally enables or disables the interrupts (Table 11). When bits 0 through 5 are set to 1, the corresponding interrupt requests are enabled. Bit 7 is the master enable bit and must be set before any of the individual interrupt requests can be recognized. Resetting bit 7 disables all the interrupt requests. Bit 7 is set and reset by the EI and DI instructions. It is automatically set to 0 during an interrupt service routine and set to 1 following the execution of an Interrupt Return (IRET) instruction. The IMASK registers are reset to 00h, disabling all interrupts.

Notes: It is not good programming practice to directly assign a value to the master enable bit. A value change should always be accomplished by issuing the EI and DI instructions.

Care should be taken not to set or clear IMASK bits while the master enable is set.

Table 11. Interrupt Mask Register—IMASK (FBh)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|-----|-----|-----|-----|-----|-----|-----|-----|
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R = Read W = Write X = Indeterminate U = Undefined/ Undetermined | | | | | | | | |

| Bit Position | R/W | Value | Description |
|-----------------|-----|-------|---------------------|
| 7 | | 0 | Disables Interrupts |
| | | 1 | Enables Interrupts |
| 6 | | 0 | Reserved, must be 0 |
| 5 | | 0 | Disables IRQ5 |
| | | 1 | Enables IRQ5 |
| 4 | | 0 | Disables IRQ4 |
| | | 1 | Enables IRQ4 |
| 3 | | 0 | Disables IRQ3 |
| | | 1 | Enables IRQ3 |
| 2 | | 0 | Disables IRQ2 |
| | | 1 | Enables IRQ2 |
| 1 | | 0 | Disables IRQ1 |
| | | 1 | Enables IRQ1 |
| 0 | | 0 | Disables IRQ0 |
| | | 1 | Enables IRQ0 |

Z8PE003 Z8Plus OTP Microcontroller

Interrupt Request (IREQ) Register Initialization

IREQ (Table 12) is a register that stores the interrupt requests for both vectored and polled interrupts. When an interrupt is issued, the corresponding bit position in the register is set to 1. Bits 0 to 5 are assigned to interrupt requests IREQ0 to IREQ5, respectively.

Whenever **RESET** is executed, the **IREQ** resistor is set to 00h.

Table 12. Interrupt Request Register-IREQ (FAh)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----|-----|-----|-----|-----|-----|-----|-----|
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | |

R = Read W = Write X = Indeterminate U = Undefined/ Undetermined

| Bit Position | R/W | Value | Description |
|-----------------|-----|-------|---------------------|
| 7 | R/W | 0 | Reserved, must be 0 |
| 6 | R/W | 0 | Reserved, must be 0 |
| 5 | R/W | 0 | IRQ5 reset |
| | | 1 | IRQ5 set |
| 4 | R/W | 0 | IRQ4 reset |
| | | 1 | IRQ4 set |
| 3 | R/W | 0 | IRQ3 reset |
| | | 1 | IRQ3 set |
| 2 | R/W | 0 | IRQ2 reset |
| | | 1 | IRQ2 set |
| 1 | R/W | 0 | IRQ1 reset |
| | | 1 | IRQ1 set |
| 0 | R/W | 0 | IRQ0 reset |
| | | 1 | IRQ0 set |

WATCH-DOG TIMER

The Watch-Dog Timer (WDT) is a retriggerable one-shot 16-bit timer that resets the device if it reaches its terminal count. The WDT is driven by the XTAL2 clock pin. To provide the longer time-out periods required in applications, the watch-dog timer is only updated every 64th clock cycle. When operating in the RUN or HALT modes, a WDT timeout reset is functionally equivalent to an interrupt vectoring the PC to 0020H, and setting the WDT flag to 1. Coming out of **RESET**, the WDT is fully enabled with its time-out value set at minimum, unless otherwise programmed during the first instruction. Subsequent executions of the WDT instruction reinitialize the watch-dog timer registers (C2h and C3h) to their initial values as defined by bits D6, D5, and D4 of the TCTLHI register. The WDT cannot be disabled except on the first cycle after **RESET** and when the device enters STOP mode.

The WDT instruction should be executed often enough to provide some margin of time to allow the WDT registers to approach 0. Because the WDT time-out periods are relatively long, a WDT $\overrightarrow{\text{RESET}}$ occurs in the unlikely event that the WDT times out on exactly the same cycle that the WDT instruction is executed.

RESET clears both the WDT and SMR flags. A WDT timeout sets the WDT flag, and the STOP instruction sets the SMR flag. This function enables software to determine whether a WDT time-out or a return from STOP mode occurred. Reading the WDT and SMR flags does not reset the flag to 0; therefore, the user must clear the flag via software.

Note: Failure to clear the SMR flag can result in unexpected behavior.



Figure 11. TCTLHI Register for Control of WDT

OSCILLATOR OPERATION (Continued)

Circuit Board Design Rules

The following circuit board design rules are suggested:

- To prevent induced noise, the crystal and load capacitors should be physically located as close to the Z8Plus as possible.
- Signal lines should not run parallel to the clock oscillator inputs. In particular, the crystal input circuitry



Figure 15. Circuit Board Design Rules

Crystals and Resonators

Crystals and ceramic resonators (Figure 16) should exhibit the following characteristics to ensure proper oscillation:

| Crystal Cut | AT (crystal only) |
|---------------------|----------------------------|
| Mode | Parallel, fundamental mode |
| Crystal Capacitance | <7pF |
| Load Capacitance | 10pF < CL < 220 pF, |
| | 15 typical |
| Resistance | 100 Ohms maximum |

and the internal system clock output should be separated as much as possible.

- V_{CC} power lines should be separated from the clock oscillator input circuitry.
- Resistivity between XTAL1 or XTAL2 (and the other pins) should be greater than 10 meg-Ohms.



Board Design Example (Top View)

Depending on the operation frequency, the oscillator may require additional capacitors, C_1 and C_2 , as illustrated in Figure 16 and Figure 17. The capacitance values are dependent on the manufacturer's crystal specifications.



Figure 16. Crystal/Ceramic Resonator Oscillator



Figure 17. LC Clock

In most cases, the R_D is 0 Ohms and R_F is infinite. These specifications are determined and specified by the crys-

tal/ceramic resonator manufacturer. The R_D can be increased to decrease the amount of drive from the oscillator output to the crystal. It can also be used as an adjustment to avoid clipping of the oscillator signal to reduce noise. The R_F can be used to improve the start-up of the crystal/ceramic resonator. The Z8Plus oscillator already locates an internal shunt resistor in parallel to the crystal/ceramic resonator.



Figure 18. External Clock

Figure 16, Figure 17, and Figure 18 recommend that the load capacitor ground trace connect directly to the V_{SS} (GND) pin of the Z8Plus. This requirement assures that no system noise is injected into the Z8Plus clock. This trace should not be shared with any other components except at the V_{SS} pin of the Z8Plus.

Note: A parallel-resonant crystal or resonator manufacturer specifies a load capacitor value that is a series combination of C_1 and C_2 , including all parasitics (PCB and holder).

If a timer pair is defined to operate as a single 16-bit entity, the entire 16-bit value must reach 0 before an interrupt is generated. In this case, a single interrupt is generated, and the interrupt corresponds to the even 8-bit timer.

Example: Timers T2 and T3 are cascaded to form a single 16bit timer. The interrupt for the combined timer is defined to be generated by timer T2 rather than T3. When a timer pair is specified to act as a single 16bit timer, the even timer registers in the pair (timer T0 or T2) is defined to hold the timer's least significant byte. In contrast, the odd timer in the pair holds the timer's most significant byte.

In parallel with the posting of the interrupt request, the interrupting timer's count value is initialized by copying the contents of the auto-initialization value register to the count value register.

Note: Any time that a timer pair is defined to act as a single 16bit timer, the auto-reload function is performed automatically.

All 16-bit timers continue counting while their interrupt requests are active and operate independently of each other.

If interrupts are disabled for a long period of time, it is possible for the timer to decrement to 0 again before its initial interrupt is responded to. This condition is termed a degenerate case, and hardware is not required to detect it.

When the timer control register is written, all timers that are enabled by the WRITE begin counting from the value in the count register. In this case, an auto-initialization is not performed. All timers can receive an internal clock source input only. Each enabled timer is updated every 8th XTAL clock cycle.

If T0 and T1 are defined to work independently, then each works as an 8-bit timer with a single auto-initialization register (T0ARLO for T0, and T1ARLO for T1). Each timer asserts its predefined interrupt when it times out, optionally performing the auto-initialization function. If T0 and T1 are cascaded to form a single 16-bit timer, then the single 16bit timer is capable of performing as a Pulse-Width Modulator (PWM). This timer is referred to as T01 to distinguish it as having special functionality that is not available when T0 and T1 act independently.

When **T01** is enabled, it can use a pair of 16-bit auto-initialization registers. In this mode, one 16-bit auto-initialization value is composed of the concatenation of T1ARLO and T0ARLO. The second auto-initialization value is composed of the concatenation of T1ARHI and T0ARHI. When T01 times out, it alternately initializes its count value using the Low auto-init pair, followed by the High auto-init pair. This functionality corresponds to a PWM. That is, the T1 interrupt defines the end of the High section of the waveform, and the T0 interrupt marks the end of the Low portion of the PWM waveform.

The PWM begins counting with whatever data is held in the count registers. After this value expires, the first reload depends on the state of the PB1 pin if T_{OUT} mode is selected. Otherwise, the Low value is applied first.

After the auto-initialization is completed, decrementing occurs for the number of counts defined by the PWM_LO registers. When decrementing again reaches 0, the T0 interrupt is asserted; and auto-init using the PWM_HI registers occurs. Decrementing occurs for the number of counts defined by the PWM_HI registers until reaching 0. From there, the T1 interrupt IRQ2 is asserted, and the cycle begins again.

The internal timers can be used to trigger external events by toggling the PB1 output when generating an interrupt. This functionality can only be achieved in conjunction with the port unit defining the appropriate pin as an output signal with the timer output special function enabled. In this mode, the port output is toggled when the timer count reaches 0, and continues toggling each time that the timer times out.

T_{OUT} Mode

The PortB special function register PTBSFR (0D7H; Figure 23) is used in conjunction with the Port B directional control register PTBDIR (0D6; Figure 24) to configure PB1 for T_{OUT} operation for T0. In order for T_{OUT} to function, PB1 must be defined as an output line by setting PTBDIR bit 1 to 1. Configured in this way, PB1 is capable of being a clock output for T0, toggling the PB1 output pin on each T0 timeout.

At end-of-count, the interrupt request line (IRQ0), clocks a toggle flip-flop. The output of this flip-flop drives the T_{OUT} line, PB1. In all cases, when T0 reaches its end-of-count, T_{OUT} toggles to its opposite state (Figure 25). If, for example, T0 is in Continuous Counting Mode, T_{OUT} exhibits a 50-percent duty cycle output. If the timer pair is selected (T01) as a PWM, the duty cycle depends on the High and Low reload values. At the end of each High time, PB1 toggles Low. At the end of each Low time, PB1 toggles HI.











Figure 25. Timer T0 Output Through T_{OUT}

For port bits configured as an output by means of the directional control register, the value held in the corresponding bit of the Output Value Register is driven directly onto

READ/WRITE OPERATIONS

The control for each port is done on a bit-by-bit basis. All bits are capable of operating as inputs or outputs, depending on the setting of the port's directional control register. If configured as an input, each bit is provided a Schmitt-trigger. The output of the Schmitt-trigger is latched twice to perform a synchronization function, and the output of the synchronizer is fed to the port input register, which can be read by software.

A WRITE to a port input register carries the effect of updating the contents of the input register, but subsequent READs do not necessarily return the same value that was written. If the bit in question is defined as an input, the input register for that bit position contains the current synchronized input value. WRITEs to that bit position are overwritten on the next clock cycle with the newly sampled input data. However, if the particular bit is programmed as an output, the input register for that bit retains the software-updated value. The port bits that are programmed as outputs do not sample the value being driven out.

Any bit in either port can be defined as an output by setting the appropriate bit in the directional control register. In this instance, the value held in the appropriate bit of the port output register is driven directly onto the output pin.

Note: The preceding result does not necessarily reflect the actual output value. If an external error is holding an output pin either High or Low against the output driver, the software READ returns the *requested* value, not the actual state caused by the contention. When a bit is defined as an output, the Schmitt-trigger on the input is disabled to save power.

the output pin. The opposite register bit for a given pin (the output register bit for an input pin and the input register bit for an output pin) holds their previous value. These bits are not changed and do not exhibit any effect on the hardware.

Updates to the output register take effect based on the timing of the internal instruction pipeline; however, this timing is referenced to the rising edge of the clock. The output register can be read at any time, and returns the current output value that is held. No restrictions are placed on the timing of READs and/or WRITEs to any of the port registers with respect to the others.

Note: Care should be taken when updating the directional control and special function registers.

When updating a directional control register, the special function register (SFR) should first be disabled. If this precaution is not taken, unpredicted events could occur as a result of the change in the port I/O status. This precaution is especially important when defining changes in Port B, as the unpredicted event referred to above could be one or more interrupts. Clearing of the SFR register should be the first step in configuring the port, while setting the SFR register should be the final step in the port configuration process. To ensure unpredictable results, the SFR register should not be written until the pins are being driven appropriately, and all initialization is completed.

PORT A

Port A is a general-purpose port. Figure 27 features a block diagram of Port A. Each of its lines can be independently programmed as input or output via the Port A directional control register (PTADIR at 0D2H) as seen in Figure 26. A bit set to a 1 in PTADIR configures the corresponding bit in Port A as an output, while a bit cleared to 0 configures the corresponding bit in Port A as an input.

The input buffers are Schmitt-triggered. Bits programmed as outputs can be individually programmed as either push-

pull or open-drain by setting the corresponding bit in the special function register (PTASFR, Figure 26).



Figure 27. Port A Directional Control Register

PORT B

Port B Description

Port B is a 6-bit (bidirectional), CMOS-compatible I/O port. These six I/O lines can be configured under software control to be an input or output. Each bit is configured independently from the other bits. That is, one bit may be set to INPUT while another bit is set to OUTPUT.

In addition to standard input/output capability, five pins of Port B provide special functionality as indicated in Table 15.

Special functionality is invoked via the Port B special function register. Port B, bit 5, is an open-drain-only pin when in output mode. There is no high-side driver on the output stage, nor is there any high-side protection device, because PB5 acts as the V_{PP} pin for EPROM programming mode. The user should always place an external protection diode on this pin. See Figure 32.

| Port Pin | Input Special Function | Output Special Function |
|-------------|--------------------------------------|----------------------------|
| PB0 | Stop Mode Recovery Input | None |
| PB1 | None | T0 Output |
| PB2 | IRQ3 | None |
| PB3 | Comparator Reference Input | None |
| PB4 | Comparator Signal Input/IRQ1/IRQ4 | None |

| Table ' | 15. | Port | B | Special | Functions |
|---------|-----|------|---|---------|-----------|
|---------|-----|------|---|---------|-----------|





PORT B—PIN 1 CONFIGURATION





PORT B—PINS 3 AND 4 CONFIGURATION



Figure 37. Port B Pins 3 and 4 Diagram

I/O PORT RESET CONDITIONS

Full Reset

Port A and Port B output value registers are not affected by RESET.

On **RESET**, the Port A and Port B directional control registers are cleared to all zeros, which defines all pins in both ports as inputs.

On **RESET**, the directional control registers redefine all pins as inputs, and the Port A and Port B input value registers

overwrites the previously held data with the current sample of the input pins.

On **RESET**, the Port A and Port B special function registers are cleared to 00h, which deactivates all port special functions.

Note: The SMR and WDT time-out events are *not* full device resets. The port control registers are not affected by either of these events.

ANALOG COMPARATOR

The device includes one on-chip analog comparator. Pin PB4 features a comparator front end. The comparator reference voltage is on pin PB3.

Comparator Description

The on-chip comparator can process an analog signal on PB4 with reference to the voltage on PB3. The analog function is enabled by programming the Port B special function register bits 3 and 4.

When the analog comparator function is enabled, bit 4 of the input register is defined as holding the synchronized output of the comparator, while bit 3 retains a synchronized sample of the reference input.

If the interrupts for PB4 are enabled when the comparator special function is selected, the output of the comparator generates interrupts.

COMPARATOR OPERATION

The comparator output reflects the relationship between the analog input to the reference input. If the voltage on the analog input is higher than the voltage on the reference input, then the comparator output is at a High state. If the voltage on the analog input is lower than the voltage on the reference input, then the analog output is at a Low state.

Comparator Definitions

VICR

The usable voltage range for the positive input and reference input is called the Comparator Input Common Mode Voltage Range (V_{ICR}).

Note: The comparator is not guaranteed to work if the input is outside of the V_{ICR} range.

VOFFSET

The absolute value of the voltage between the positive input and the reference input required to make the comparator output voltage switch is the Comparator Input Offset Voltage (V_{OFFSET}).

Ι_{ΙΟ}

For the CMOS voltage comparator input, the input offset current (I_{10}) is the leakage current of the CMOS input gate.

HALT Mode

The analog comparator is functional during HALT mode. If the interrupts are enabled, an interrupt generated by the comparator causes a return from HALT mode.

STOP Mode

The analog comparator is disabled during STOP mode. The comparator is powered down to prevent it from drawing any current.

Low Voltage Protection. An on-board Voltage Comparator checks that the V_{CC} is at the required level to ensure correct operation of the device. A reset is globally driven if V_{CC} is below the specified voltage (Low Voltage Protection).

The device functions normally at or above 3.0V under all conditions, and is guaranteed to function normally at supply voltages above the Low Voltage Protection trip point. Below 3.0V, the device functions normally until the Low Volt-

INPUT PROTECTION

PIN

All I/O pins feature diode input protection. There is a diode from the I/O pad to $V_{\mbox{CC}}$ and $V_{\mbox{SS}}$ (Figure 43).

V_{CC}

Figure 43. I/O Pin Diode Input Protection

 V_{SS}





Figure 44. PB5 Pin Input Protection

The high-side input protection diode was removed on this pin to allow the application of high voltage during the OTP programming mode.

For better noise immunity in applications that are exposed to system EMI, a clamping diode to V_{SS} from this pin should be used to prevent entering the OTP programming mode or to prevent high voltage from damaging this pin.