

Welcome to **E-XFL.COM** 

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | Z8  |
| Core Size                  | 8-Bit   |
| Speed                      | 10MHz   |
| Connectivity               | -   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                     |
| Number of I/O              | 14  |
| Program Memory Size        | 1KB (1K x 8)  |
| Program Memory Type        | ОТР   |
| EEPROM Size                | -   |
| RAM Size                   | 64 x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | 0°C ~ 70°C (TA)   |
| Mounting Type              | Through Hole  |
| Package / Case             | 18-DIP (0.300", 7.62mm)                                   |
| Supplier Device Package    | -   |
| Purchase URL               | https://www.e-xfl.com/product-detail/zilog/z8pe003pz010sc |
|                            |   |

## **GENERAL DESCRIPTION** (Continued)

Both the 8-bit and 16-bit on-chip timers, with several user-selectable modes, administer real-time tasks such as counting/timing and I/O data communications.

**Note:** All signals with an overline are active Low. For example,  $B/\overline{W}$ , in which WORD is active Low; and  $\overline{B}/W$ , in which BYTE is active Low.

Power connections follow conventional descriptions below:

| Connection | Circuit         | Device   |  |
|------------|-----------------|----------|--|
| Power      | V <sub>CC</sub> | $V_{DD}$ |  |
| Ground     | GND             | $V_{SS}$ |  |




Figure 1. Functional Block Diagram

# **PIN DESCRIPTION**




Figure 3. 18-Pin DIP/SOIC Pin Identification

**Table 1. Standard Programming Mode** 

| Pin # | Symbol          | Function                 | Direction    |
|-------|-----------------|--------------------------|--------------|
| 1–5   | PB1-PB5         | Port B, Pins 1,2,3,4,5   | Input/Output |
| 6–9   | PA7-PA4         | Port A, Pins 7,6,5,4     | Input/Output |
| 10–13 | PA3-PA0         | Port A, Pins 3,2,1,0     | Input/Output |
| 14    | V <sub>CC</sub> | Power Supply             |              |
| 15    | $V_{SS}$        | Ground                   |              |
| 16    | XTAL2           | Crystal Oscillator Clock | Output       |
| 17    | XTAL1           | Crystal Oscillator Clock | Input        |
| 18    | PB0             | Port B, Pin 0            | Input/Output |




Figure 6. 20-Pin SSOP Pin Identification/EPROM Programming Mode

**Table 4. EPROM Programming Mode** 

| Pin # | Symbol                | Function                    | Direction    |
|-------|-----------------------|-----------------------------|--------------|
| 1     | PGM                   | Program Mode                | Input        |
| 2–4   | GND                   | Ground                      |              |
| 5     | ADCLR/V <sub>PP</sub> | Clear Clock/Program Voltage | Input        |
| 6     | NC                    | No Connection               |              |
| 7–10  | D7-D4                 | Data 7,6,5,4                | Input/Output |
| 11–14 | D3-D0                 | Data 3,2,1,0                | Input/Output |
| 15    | NC                    | No Connection               |              |
| 16    | $V_{DD}$              | Power Supply                |              |
| 17    | GND                   | Ground                      |              |
| 18    | NC                    | No Connection               |              |
| 19    | XTAL1                 | 1-MHz Clock                 | Input        |
| 20    | ADCLK                 | Address Clock               | Input        |

# STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 7).




Figure 7. Test Load Diagram

## **CAPACITANCE**

 $T_A = 25$ °C,  $V_{CC} = GND = 0V$ , f = 1.0 MHz, unmeasured pins returned to GND.

| Parameter          | Min | Max   |
|--------------------|-----|-------|
| Input capacitance  | 0   | 12 pF |
| Output capacitance | 0   | 12 pF |
| I/O capacitance    | 0   | 12 pF |

## DC ELECTRICAL CHARACTERISTICS

**Table 5. DC Electrical Characteristics** 

|                     |   |                              |                      | to +70°C<br>emperatures |                                |       |                                       |       |
|---------------------|---|------------------------------|----------------------|-------------------------|--------------------------------|-------|---------------------------------------|-------|
| Sym                 | Parameter                                 | V <sub>CC</sub> <sup>1</sup> | Min                  | Мах                     | Typical <sup>2</sup><br>@ 25°C | Units | Conditions                            | Notes |
| V <sub>CH</sub>     | Clock Input High<br>Voltage               | 3.0V                         | 0.7V <sub>CC</sub>   | V <sub>CC</sub> +0.3    | 1.3                            | V     | Driven by External Clock<br>Generator |       |
|                     |   | 5.5V                         | 0.7V <sub>CC</sub>   | V <sub>CC</sub> +0.3    | 2.5                            | V     | Driven by External Clock<br>Generator |       |
| V <sub>CL</sub>     | Clock Input Low<br>Voltage                | 3.0V                         | V <sub>SS</sub> -0.3 | 0.2V <sub>CC</sub>      | 0.7                            | V     | Driven by External Clock<br>Generator |       |
|                     |   | 5.5V                         | V <sub>SS</sub> -0.3 | 0.2V <sub>CC</sub>      | 1.5                            | V     | Driven by External Clock<br>Generator |       |
| V <sub>IH</sub>     | Input High Voltage                        | 3.0V                         | 0.7V <sub>CC</sub>   | V <sub>CC</sub> +0.3    | 1.3                            | V     |                                       |       |
|                     |   | 5.5V                         | 0.7V <sub>CC</sub>   | V <sub>CC</sub> +0.3    | 2.5                            | V     |                                       |       |
| V <sub>IL</sub>     | Input Low Voltage                         | 3.0V                         | V <sub>SS</sub> -0.3 | 0.2V <sub>CC</sub>      | 0.7                            | V     |                                       |       |
|                     |   | 5.5V                         | V <sub>SS</sub> -0.3 | 0.2V <sub>CC</sub>      | 1.5                            | V     |                                       |       |
| V <sub>OH</sub>     | Output High Voltage                       | 3.0V                         | V <sub>CC</sub> -0.4 |                         | 3.1                            | V     | I <sub>OH</sub> = -2.0 mA             |       |
|                     |   | 5.5V                         | V <sub>CC</sub> -0.4 |                         | 4.8                            | V     | I <sub>OH</sub> = −2.0 mA             |       |
| V <sub>OL1</sub>    | Output Low Voltage                        | 3.0V                         |                      | 0.6                     | 0.2                            | V     | I <sub>OL</sub> = +4.0 mA             |       |
|                     |   | 5.5V                         |                      | 0.4                     | 0.1                            | V     | $I_{OL} = +4.0 \text{ mA}$            |       |
| V <sub>OL2</sub>    | Output Low Voltage                        | 3.0V                         |                      | 1.2                     | 0.5                            | V     | I <sub>OL</sub> = +6 mA               |       |
|                     |   | 5.5V                         |                      | 1.2                     | 0.5                            | V     | I <sub>OL</sub> = +12 mA              |       |
| V <sub>OFFSET</sub> | Comparator Input                          | 3.0V                         |                      | 25.0                    | 10.0                           | mV    |                                       |       |
|                     | Offset Voltage                            | 5.5V                         |                      | 25.0                    | 10.0                           | mV    |                                       |       |
| I <sub>IL</sub>     | Input Leakage                             | 3.0V                         | -1.0                 | 2.0                     | 0.064                          | μΑ    | $V_{IN} = 0V, V_{CC}$                 |       |
|                     |   | 5.5V                         | -1.0                 | 2.0                     | 0.064                          | μΑ    | $V_{IN} = 0V, V_{CC}$                 |       |
| I <sub>OL</sub>     | Output Leakage                            | 3.0V                         | -1.0                 | 2.0                     | 0.114                          | μΑ    | $V_{IN} = 0V, V_{CC}$                 |       |
|                     |   | 5.5V                         | -1.0                 | 2.0                     | 0.114                          | μΑ    | $V_{IN} = 0V, V_{CC}$                 |       |
| V <sub>ICR</sub>    | Comparator Input                          | 3.0V                         | V <sub>SS</sub> -0.3 | V <sub>CC</sub> -1.0    |                                | V     |                                       | 3     |
|                     | Common Mode<br>Voltage Range              | 5.5V                         | V <sub>SS</sub> -0.3 | V <sub>CC</sub> -1.0    |                                | V     |                                       | 3     |
| R <sub>PB5</sub>    | PB5 Pull-up Resistor                      | 3.0V                         | 100                  |                         | 200                            | kOhm  |                                       | 4     |
|                     |   | 5.5V                         | 100                  |                         | 200                            |       |                                       |       |
| $V_{LV}$            | V <sub>CC</sub> Low-Voltage<br>Protection |                              | 2.45                 | 2.85                    | 2.60                           | V     |                                       |       |

### Notes:

- 1. The  $V_{CC}$  voltage specification of 3.0V guarantees 3.0V; the  $V_{CC}$  voltage specification of 5.5V guarantees 5.0V ±0.5V. 2. Typical values are measured at  $V_{CC}$  = 3.3V and  $V_{CC}$  = 5.0V;  $V_{SS}$  = 0V = GND.
- 3. For the analog comparator input when the analog comparator is enabled.
- 4. No protection diode is provided from the pin to V<sub>CC</sub>. External protection is recommended.
- 5. All outputs are unloaded and all inputs are at the  $V_{CC}$  or  $V_{SS}$  level.
- 6. CL1 = CL2 = 22 pF.
- 7. Same as note 5, except inputs are at  $V_{CC}$ .

**Table 5. DC Electrical Characteristics (Continued)** 

| T <sub>A</sub> = 0°C to +70°C<br>Standard Temperatures |                 |                              |     |     |                                |    |   |       |  |  |
|--|-----------------|------------------------------|-----|-----|--------------------------------|----|---|-------|--|--|
| Sym  | Parameter       | V <sub>CC</sub> <sup>1</sup> | Min | Max | Typical <sup>2</sup><br>@ 25°C |    | Conditions  | Notes |  |  |
| I <sub>CC</sub>  | Supply Current  | 3.0V                         |     | 2.5 | 2.0                            | mA | @ 10 MHz  | 5,6   |  |  |
|  |                 | 5.5V                         |     | 6.0 | 3.5                            | mA | @ 10 MHz  | 5,6   |  |  |
| I <sub>CC1</sub>                                       | Standby Current | 3.0V                         |     | 2.0 | 1.0                            | mA | HALT mode V <sub>IN</sub> = 0V,<br>V <sub>CC</sub> @ 10 MHz | 5,6   |  |  |
|  |                 | 5.5V                         |     | 4.0 | 2.5                            | mA | HALT mode V <sub>IN</sub> = 0V,<br>V <sub>CC</sub> @ 10 MHz | 5,6   |  |  |
| I <sub>CC2</sub>                                       | Standby Current |                              |     | 500 | 150                            | nA | STOP mode $V_{IN} = 0V$ , $V_{CC}$                          | 7     |  |  |

#### Notes:

- The V<sub>CC</sub> voltage specification of 3.0V guarantees 3.0V; the V<sub>CC</sub> voltage specification of 5.5V guarantees 5.0V ±0.5V.
   Typical values are measured at V<sub>CC</sub> = 3.3V and V<sub>CC</sub> = 5.0V; V<sub>SS</sub> = 0V = GND.
   For the analog comparator input when the analog comparator is enabled.

- 4. No protection diode is provided from the pin to V<sub>CC</sub>. External protection is recommended.
- 5. All outputs are unloaded and all inputs are at the  $V_{CC}$  or  $V_{SS}$  level.
- 6. CL1 = CL2 = 22 pF.
- 7. Same as note 5, except inputs are at V<sub>CC</sub>.

## **DC ELECTRICAL CHARACTERISTICS** (Continued)

**Table 6. DC Electrical Characteristics** 

|                     |   |              |                      | C to +105°C           |                      |       |                                       |       |
|---------------------|---|--------------|----------------------|-----------------------|----------------------|-------|---------------------------------------|-------|
|                     |   |              | Extended T           | emperatures           | Typical <sup>2</sup> |       |                                       |       |
| Sym                 | Parameter                                 | $V_{CC}^{1}$ | Min                  | Max                   | @ 25°C               | Units | Conditions                            | Notes |
| V <sub>CH</sub>     | Clock Input High<br>Voltage               | 4.5V         | 0.7 V <sub>CC</sub>  | V <sub>CC</sub> +0.3  | 2.5                  | V     | Driven by External<br>Clock Generator |       |
|                     |   | 5.5V         | 0.7 V <sub>CC</sub>  | V <sub>CC</sub> +0.3  | 2.5                  | V     | Driven by External<br>Clock Generator |       |
| V <sub>CL</sub>     | Clock Input Low<br>Voltage                | 4.5V         | V <sub>SS</sub> -0.3 | 0.2 V <sub>CC</sub>   | 1.5                  | V     | Driven by External<br>Clock Generator |       |
|                     |   | 5.5V         | V <sub>SS</sub> -0.3 | 0.2 V <sub>CC</sub>   | 1.5                  | V     | Driven by External<br>Clock Generator |       |
| V <sub>IH</sub>     | Input High Voltage                        | 4.5V         | 0.7 V <sub>CC</sub>  | V <sub>CC</sub> +0.3  | 2.5                  | V     |                                       |       |
|                     |   | 5.5V         | 0.7 V <sub>CC</sub>  | V <sub>CC</sub> +0.3  | 2.5                  | V     |                                       |       |
| V <sub>IL</sub>     | Input Low Voltage                         | 4.5V         | V <sub>SS</sub> -0.3 | 0.2 V <sub>CC</sub>   | 1.5                  | V     |                                       |       |
|                     |   | 5.5V         | V <sub>SS</sub> -0.3 | 0.2 V <sub>CC</sub>   | 1.5                  | V     |                                       |       |
| V <sub>OH</sub>     | Output High                               | 4.5V         | V <sub>CC</sub> -0.4 |                       | 4.8                  | V     | $I_{OH} = -2.0 \text{ mA}$            |       |
|                     | Voltage                                   | 5.5V         | V <sub>CC</sub> -0.4 |                       | 4.8                  | V     | I <sub>OH</sub> = -2.0 mA             |       |
| V <sub>OL1</sub>    | Output Low<br>Voltage                     | 4.5V         |                      | 0.4                   | 0.1                  | V     | I <sub>OL</sub> = +4.0 mA             |       |
|                     |   | 5.5V         |                      | 0.4                   | 0.1                  | V     | I <sub>OL</sub> = +4.0 mA             |       |
| V <sub>OL2</sub>    | Output Low                                | 4.5V         |                      | 1.2                   | 0.5                  | V     | I <sub>OL</sub> = +12 mA              |       |
|                     | Voltage                                   | 5.5V         |                      | 1.2                   | 0.5                  | V     | I <sub>OL</sub> = +12 mA              |       |
| V <sub>OFFSET</sub> | Comparator Input                          | 4.5V         |                      | 25.0                  | 10.0                 | mV    |                                       |       |
|                     | Offset Voltage                            | 5.5V         |                      | 25.0                  | 10.0                 | mV    |                                       |       |
| I <sub>IL</sub>     | Input Leakage                             | 4.5V         | -1.0                 | 2.0                   | <1.0                 | μΑ    | $V_{IN} = 0V, V_{CC}$                 |       |
|                     |   | 5.5V         | -1.0                 | 2.0                   | <1.0                 | μΑ    | $V_{IN} = 0V, V_{CC}$                 |       |
| I <sub>OL</sub>     | Output Leakage                            | 4.5V         | -1.0                 | 2.0                   | <1.0                 | μΑ    | $V_{IN} = 0V, V_{CC}$                 |       |
|                     |   | 5.5V         | -1.0                 | 2.0                   | <1.0                 | μΑ    | $V_{IN} = 0V, V_{CC}$                 |       |
| V <sub>ICR</sub>    | Comparator Input                          | 4.5V         | 0                    | V <sub>CC</sub> -1.5V |                      | V     |                                       | 3     |
|                     | Common Mode<br>Voltage Range              | 5.5V         | 0                    | V <sub>CC</sub> –1.5V |                      | V     |                                       | 3     |
| R <sub>PB5</sub>    | PB5 Pull-up                               | 4.5V         | 100                  |                       | 200                  | kOhm  |                                       | 4     |
|                     | Resistor                                  | 5.5V         | 100                  |                       | 200                  |       |                                       |       |
| V <sub>LV</sub>     | V <sub>CC</sub> Low-Voltage<br>Protection |              | 2.45                 | 2.85                  | 2.60                 | V     |                                       |       |
| I <sub>CC</sub>     | Supply Current                            | 4.5V         |                      | 7.0                   | 4.0                  | mA    | @ 10 MHz                              | 5,6   |
|                     |   | 5.5V         |                      | 7.0                   | 4.0                  | mA    | @ 10 MHz                              | 5,6   |
|                     |   |              |                      |                       |                      |       |                                       |       |

### Notes:

- 1. The  $V_{CC}$  voltage specification of 4.5V and 5.5V guarantees 5.0V  $\pm 0.5 \text{V}.$
- 2. Typical values are measured at  $V_{CC} = 5.0V$ ;  $V_{SS} = 0V = GND$ . 3. For analog comparator input when analog comparator is enabled.
- 4. No protection diode is provided from the pin to  $V_{\mbox{\scriptsize CC}}$ . External protection is recommended.
- 5. All outputs are unloaded and all inputs are at  $V_{CC}$  or  $V_{SS}$  level.
- 6. CL1 = CL2 = 22 pF.
- 7. Same as note 5, except inputs are at  $V_{CC}$ .

### **Z8PLUS CORE**

The device is based on the ZiLOG Z8Plus Core Architecture. This core is capable of addressing up to 64KB of program memory and 4KB of RAM. Register RAM is accessed as either 8- or 16-bit registers using a combination of 4-, 8-, and 12-bit addressing modes. The architecture supports

up to 15 vectored interrupts from external and internal sources. The processor decodes 44 CISC instructions using 6 addressing modes. See the <u>Z8Plus User's Manual</u> for more information.

#### **RESET**

This section describes the Z8Plus reset conditions, reset timing, and register initialization procedures. Reset is generated by the Voltage Brown-Out/Power-On Reset (VBO/POR), Watch-Dog Timer (WDT), and Stop-Mode Recovery (SMR).

A system reset overrides all other operating conditions and puts the Z8Plus device into a known state. To initialize the chip's internal logic, the POR device counts 64 internal clock cycles after the oscillator stabilizes. The control registers and ports are not reset to their default conditions after wakeup from a STOP mode or WDT time-out.

During RESET, the value of the program counter is 0020H. The I/O ports and control registers are configured to their

default reset state. Resetting the device does not affect the contents of the general-purpose registers.

The RESET circuit initializes the control and peripheral registers, as shown in Table 8. Specific reset values are indicated by a 1 or a 0, while bits whose states are unchanged or unknown from Power-Up are indicated by the letter U.

Program execution starts 10 External Crystal (XTAL) clock cycles after the POR delay. The initial instruction fetch is from location 0020H. Figure 9 indicates reset timing.

After a reset, the first routine executed must be one that initializes the TCTLHI control register to the required system configuration This activity is followed by initialization of the remaining control registers.

Table 8. Control and Peripheral Registers\*

|                |                                  |   |   |   | В | its |   |   |   |   |
|----------------|----------------------------------|---|---|---|---|-----|---|---|---|---|
| Register (HEX) | Register Name                    | 7 | 6 | 5 | 4 | 3   | 2 | 1 | 0 | Comments  |
| FF             | Stack Pointer                    | 0 | 0 | U | U | U   | U | U | U | Stack pointer is not affected by RESET.             |
| FE             | Reserved                         |   |   |   |   |     |   |   |   |   |
| FD             | Register Pointer                 | U | U | U | U | 0   | 0 | 0 | 0 | Register pointer is not affected by RESET.          |
| FC             | Flags                            | U | U | U | U | U   | U | * | * | Only WDT & SMR flags are affected by RESET.         |
| FB             | Interrupt Mask                   | 0 | 0 | 0 | 0 | 0   | 0 | 0 | 0 | All interrupts masked by RESET.                     |
| FA             | Interrupt<br>Request             | 0 | 0 | 0 | 0 | 0   | 0 | 0 | 0 | All interrupt requests cleared by RESET.            |
| F9-F0          | Reserved                         |   |   |   |   |     |   |   |   |   |
| EF-E0          | Virtual Copy                     |   |   |   |   |     |   |   |   | Virtual copy of the current working register set.   |
| DF-D8          | Reserved                         |   |   |   |   |     |   |   |   |   |
| D7             | Port B Special Function          | 0 | 0 | 0 | 0 | 0   | 0 | 0 | 0 | Deactivates all port special functions after RESET. |
| D6             | Port B<br>Directional<br>Control | 0 | 0 | 0 | 0 | 0   | 0 | 0 | 0 | Defines all bits as inputs in PortB after RESET.    |
| D5             | Port B Output                    | U | U | U | U | U   | U | U | U | Output register not affected by RESET.              |

**Note:** \*The SMR and WDT flags are set to indicate the source of the RESET.

# **RESET** (Continued)

Table 8. Control and Peripheral Registers\* (Continued)

|                |                                  |         |       |        | В   | its    |       |      |    |  |
|----------------|----------------------------------|---------|-------|--------|-----|--------|-------|------|----|--|
| Register (HEX) | Register Name                    | 7       | 6     | 5      | 4   | 3      | 2     | 1    | 0  | Comments   |
| D4             | Port B Input                     | U       | U     | U      | U   | U      | U     | U    | U  | Current sample of the input pin following RESET.                             |
| D3             | Port A Special Function          | 0       | 0     | 0      | 0   | 0      | 0     | 0    | 0  | Deactivates all port special functions after RESET.                          |
| D2             | Port A<br>Directional<br>Control | 0       | 0     | 0      | 0   | 0      | 0     | 0    | 0  | Defines all bits as inputs in PortA after RESET.                             |
| D1             | Port A Output                    | U       | U     | U      | U   | U      | U     | U    | U  | Output register not affected by RESET  |
| D0             | Port A Input                     | U       | U     | U      | U   | U      | U     | U    | U  | Current sample of the input pin following RESET.                             |
| CF             | Reserved                         |         |       |        |     |        |       |      |    |  |
| CE             | Reserved                         |         |       |        |     |        |       |      |    |  |
| CD             | T1VAL                            | U       | U     | U      | U   | U      | U     | U    | U  |  |
| CC             | T0VAL                            | U       | U     | U      | U   | U      | U     | U    | U  |  |
| СВ             | T3VAL                            | U       | U     | U      | U   | U      | U     | U    | U  |  |
| CA             | T2VAL                            | U       | U     | U      | U   | U      | U     | U    | U  |  |
| C9             | T3AR                             | U       | U     | U      | U   | U      | U     | U    | U  |  |
| C8             | T2AR                             | U       | U     | U      | U   | U      | U     | U    | U  |  |
| C7             | T1ARHI                           | U       | U     | U      | U   | U      | U     | U    | U  |  |
| C6             | T0ARHI                           | U       | U     | U      | U   | U      | U     | U    | U  |  |
| C5             | T1ARLO                           | U       | U     | U      | U   | U      | U     | U    | U  |  |
| C4             | T0ARLO                           | U       | U     | U      | U   | U      | U     | U    | U  |  |
| C3             | WDTHI                            | 1       | 1     | 1      | 1   | 1      | 1     | 1    | 1  |  |
| C2             | WDTLO                            | 1       | 1     | 1      | 1   | 1      | 1     | 1    | 1  |  |
| C1             | TCTLHI                           | 1       | 1     | 1      | 1   | 1      | 0     | 0    | 0  | WDT enabled in HALT mode, WDT time-out at maximum value, STOP mode disabled. |
| C0             | TCTLLO                           | 0       | 0     | 0      | 0   | 0      | 0     | 0    | 0  | All standard timers are disabled.  |
| Note: *The SMR | and WDT flags are se             | et to i | ndica | te the | sou | rce of | the F | RESE | T. |  |

Table 9. Flag Register Bit D1, D0

| D1 | D0 | Reset Source         |  |
|----|----|----------------------|--|
| 0  | 0  | V <sub>BO</sub> /POR |  |
| 0  | 1  | SMR Recovery         |  |
| 1  | 0  | WDT Reset            |  |
| 1  | 1  | Reserved             |  |

### **WATCH-DOG TIMER**

The Watch-Dog Timer (WDT) is a retriggerable one-shot 16-bit timer that resets the device if it reaches its terminal count. The WDT is driven by the XTAL2 clock pin. To provide the longer time-out periods required in applications, the watch-dog timer is only updated every 64th clock cycle. When operating in the RUN or HALT modes, a WDT timeout reset is functionally equivalent to an interrupt vectoring the PC to 0020H, and setting the WDT flag to 1. Coming out of RESET, the WDT is fully enabled with its time-out value set at minimum, unless otherwise programmed during the first instruction. Subsequent executions of the WDT instruction reinitialize the watch-dog timer registers (C2h and C3h) to their initial values as defined by bits D6, D5, and D4 of the TCTLHI register. The WDT cannot be disabled except on the first cycle after RESET and when the device enters STOP mode.

The WDT instruction should be executed often enough to provide some margin of time to allow the WDT registers to approach 0. Because the WDT time-out periods are relatively long, a WDT RESET occurs in the unlikely event that the WDT times out on exactly the same cycle that the WDT instruction is executed.

RESET clears both the WDT and SMR flags. A WDT timeout sets the WDT flag, and the STOP instruction sets the SMR flag. This function enables software to determine whether a WDT time-out or a return from STOP mode occurred. Reading the WDT and SMR flags does not reset the flag to 0; therefore, the user must clear the flag via software.

**Note:** Failure to clear the SMR flag can result in unexpected behavior.




Figure 11. TCTLHI Register for Control of WDT




Figure 16. Crystal/Ceramic Resonator Oscillator




Figure 17. LC Clock

In most cases, the  $R_D$  is 0 Ohms and  $R_F$  is infinite. These specifications are determined and specified by the crys-

tal/ceramic resonator manufacturer. The  $R_D$  can be increased to decrease the amount of drive from the oscillator output to the crystal. It can also be used as an adjustment to avoid clipping of the oscillator signal to reduce noise. The  $R_F$  can be used to improve the start-up of the crystal/ceramic resonator. The Z8Plus oscillator already locates an internal shunt resistor in parallel to the crystal/ceramic resonator.




Figure 18. External Clock

Figure 16, Figure 17, and Figure 18 recommend that the load capacitor ground trace connect directly to the V<sub>SS</sub> (GND) pin of the Z8Plus. This requirement assures that no system noise is injected into the Z8Plus clock. This trace should not be shared with any other components except at the V<sub>SS</sub> pin of the Z8Plus.

**Note:** A parallel-resonant crystal or resonator manufacturer specifies a load capacitor value that is a series combination of  $C_1$  and  $C_2$ , including all parasitics (PCB and holder).

# **LC OSCILLATOR**

The Z8Plus oscillator can use an inductor capacitor oscillator (LC) network to generate an XTAL clock (Figure 17).

The frequency stays stable over  $V_{CC}$  and temperature. The oscillation frequency is determined by the equation:

Frequency = 
$$\frac{1}{2\pi \left(LC_{T}\right)^{1/2}}$$

where L is the total inductance including parasitics, and C<sub>T</sub> is the total series capacitance including parasitics.

Simple series capacitance is calculated using the equation at the top of the next column.

$$1/C_T = 1/C_1 + 1/C_2$$

If  $C_1 = C_2$ 
 $1/C_T = 2/C_1$ 
 $C_1 = 2C_T$ 

A sample calculation of capacitance  $C_1$  and  $C_2$  for 5.83-MHz frequency and inductance value of 27  $\mu H$  is displayed as follows:

5.83 (10<sup>6</sup>) = 
$$\frac{1}{2\pi \left[27 (10^{-6}) C_{T}\right]^{1/2}}$$

$$C_T = 27.6 pF$$

Thus, 
$$C_1 = 55.2 \text{ pF}$$
 and  $C_2 = 55.2 \text{ pF}$ .

### **TIMERS**

Two 8-bit timers, timer 0 (T0) and timer 1 (T1) are available to function as a pair of independent 8-bit standard timers. They may also be cascaded to function as a 16-bit Pulse-

Width Modulator (PWM) timer. Two additional 8-bit timers (T2 and T3) are provided, but they can only operate as one 16-bit standard timer.




Figure 19. 16-Bit Standard Timer

# **PORT B—PIN 2 CONFIGURATION**




Figure 36. Port B Pin 2 Diagram

## **PORT B CONTROL REGISTERS**




Figure 38. Port B Input Value Register




Figure 39. Port B Output Value Register




Figure 40. Port B Directional Control Register

# **PORT B CONTROL REGISTERS** (Continued)




Figure 41. Port B Special Function Register

# **COMPARATOR OPERATION (Continued)**

age Protection trip point  $(V_{LV})$  is reached. The actual Low-Voltage Protection trip point is a function of process parameters.

Low-Voltage Protection is active in RUN and HALT modes only, but is disabled in STOP mode (Figure 42).




Figure 42. Typical Low Voltage Protection vs. Temperature

### INPUT PROTECTION

All I/O pins feature diode input protection. There is a diode from the I/O pad to  $V_{CC}$  and  $V_{SS}$  (Figure 43).




Figure 43. I/O Pin Diode Input Protection

However, the PB5 pin features only the input protection diode, from the pad to  $V_{SS}$  (Figure 44).





Figure 44. PB5 Pin Input Protection


The high-side input protection diode was removed on this pin to allow the application of high voltage during the OTP programming mode.

For better noise immunity in applications that are exposed to system EMI, a clamping diode to V<sub>SS</sub> from this pin should be used to prevent entering the OTP programming mode or to prevent high voltage from damaging this pin.

# **PACKAGE INFORMATION**




| SYMBOL      | MILLI | METER     | INC  | CH   |
|-------------|-------|-----------|------|------|
| O I I I DEL | MIN   | MAX       | MIN  | MAX  |
| A1          | 0.51  | 0.81      | .020 | .032 |
| SA          | 3.25  | 3.43      | .128 | .135 |
| В           | 0.38  | 0.53      | .015 | .021 |
| B1          | 1.14  | 1.65      | .045 | .065 |
| С           | 0.23  | 0.38      | .009 | .015 |
| D           | 22.35 | 23.37     | .880 | .920 |
| E           | 7.62  | 8.13 .300 |      | .320 |
| E1          | 6.22  | 6.48      | .245 | .255 |
| e           | 2.54  | TYP       | .100 | TYP  |
| eA          | 7.87  | 8.89      | .310 | .350 |
| L           | 3.18  | 3.81      | .125 | .150 |
| Q1          | 1.52  | 1.65      | .060 | .065 |
| 2           | 0.89  | 1.65      | .035 | .065 |



CONTROLLING DIMENSIONS : INCH


Figure 45. 18-Pin DIP Package Diagram



| CVIIDOI      | MILLI    | METER | INCH  |       |
|--------------|----------|-------|-------|-------|
| SYMBOL       | MIN      | MAX   | MIN   | MAX   |
| Α            | 2.40     | 2.65  | 0.094 | 0.104 |
| A1           | 0.10     | 0.30  | 0.004 | 0.012 |
| A2           | 2.24     | 2.44  | 0.088 | 0.096 |
| В            | 0.36     | 0.46  | 0.014 | 0.018 |
| С            | 0.23     | 0.30  | 0.009 | 0.012 |
| D            | 11.40    | 11.75 | 0.449 | 0.463 |
| Ε            | 7.40     | 7.60  | 0.291 | 0.299 |
| [ <b>e</b> ] | 1.27 TYP |       | 0.05  | O TYP |
| Н            | 10.00    | 10.65 | 0.394 | 0.419 |
| h            | 0.30     | 0.50  | 0.012 | 0.020 |
| L            | 0.60     | 1.00  | 0.024 | 0.039 |
| Q1           | 0.97     | 1.07  | 0.038 | 0.042 |

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

Figure 46. 18-Pin SOIC Package Diagram



| SYMBOL     | MILLIMETER |      |      | INCH       |       |       |
|------------|------------|------|------|------------|-------|-------|
|            | MIN        | NOM  | MAX  | MIN        | NOM   | MAX   |
| A          | 1.73       | 1.85 | 1.98 | 0.068      | 0.073 | 0.078 |
| A1         | 0.05       | 0.13 | 0.21 | 0.002      | 0.005 | 0.008 |
| <b>A</b> 2 | 1.68       | 1.73 | 1.83 | 0.066      | 0.068 | 0.072 |
| В          | 0.25       | 0.30 | 0.38 | 0.010      | 0.012 | 0.015 |
| С          | 0.13       | 0.15 | 0.22 | 0.005      | 0.006 | 0.009 |
| D          | 7.07       | 7.20 | 7.33 | 0.278      | 0.283 | 0.289 |
| E          | 5.20       | 5.30 | 5.38 | 0.205      | 0.209 | 0.212 |
| e          | 0.65 TYP   |      |      | 0.0256 TYP |       |       |
| Н          | 7.65       | 7.80 | 7.90 | 0.301      | 0.307 | 0.311 |
| L          | 0.56       | 0.75 | 0.94 | 0.022      | 0.030 | 0.037 |
| Q1         | 0.74       | 0.78 | 0.82 | 0.029      | 0.031 | 0.032 |

Figure 47. 20-Pin SSOP Package Diagram

### ORDERING INFORMATION

| Standard Temperature        |                |
|-----------------------------|----------------|
| 18-Pin DIP                  | Z8PE003PZ010SC |
| 18-Pin SOIC                 | Z8PE003SZ010SC |
| 20-Pin SSOP                 | Z8PE003HZ010SC |
| <b>Extended Temperature</b> |                |
| 18-Pin DIP                  | Z8PE003PZ010EC |
| 18-Pin SOIC                 | Z8PE003SZ010EC |
| 20-Pin SSOP                 | Z8PE003CZ010EC |

For fast results, contact your local ZiLOG sales office for assistance in ordering the part(s) required.

| Codes                |  |
|----------------------|--|
| Preferred Package    | PZ = Plastic DIP                             |
| Longer Lead Time     | SZ = SOIC                                    |
|                      | HZ = SSOP                                    |
| Speed                | 010 = 10 MHz                                 |
| Standard Temperature | $S = 0^{\circ}C \text{ to } +70^{\circ}C$    |
| Extended Temperature | $E = -40^{\circ}C \text{ to } +105^{\circ}C$ |
| Environmental Flow   | C = Plastic Standard                         |

#### **Example:**

The Z8PE003PZ010SC is a 10-MHz DIP, 0°C to 70°C, with Plastic Standard Flow.

| Z   | ZiLOG Prefix                       |
|-----|------------------------------------|
| 8PE | Z8Plus Product                     |
| 003 | Product Number                     |
| PZ  | Package Designation Code           |
| 010 | Speed                              |
| SC  | Temperature and Environmental Flow |

#### **Pre-Characterization Product:**

The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or non-conformance

with some aspects of the document may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues.

©1999 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of

life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

ZiLOG, Inc. 910 East Hamilton Avenue, Suite 110 Campbell, CA 95008 Telephone (408) 558-8500 FAX 408 558-8300

Internet: <a href="http://www.zilog.com">http://www.zilog.com</a>