



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	10MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	14
Program Memory Size	1KB (1K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8pe003pz010sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

GENERAL DESCRIPTION (Continued)

Both the 8-bit and 16-bit on-chip timers, with several userselectable modes, administer real-time tasks such as counting/timing and I/O data communications.

Note: All signals with an overline are active Low. For example, B/\overline{W} , in which WORD is active Low; and \overline{B}/W , in which BYTE is active Low.

Power connections follow conventional descriptions below:

Connection	Circuit	Device	Device	
Power	V _{CC}	V _{DD}		
Ground	GND	V _{SS}		



Figure 1. Functional Block Diagram



Figure 2. EPROM Programming Mode Block Diagram

	T _A = 0°C to +70°C Standard Temperatures								
Sym	Parameter	V _{CC} ¹	Min	Max	@ 25°C	Units	Conditions	Notes	
I _{CC}	Supply Current	3.0V		2.5	2.0	mA	@ 10 MHz	5,6	
		5.5V		6.0	3.5	mA	@ 10 MHz	5,6	
I _{CC1}	Standby Current	3.0V		2.0	1.0	mA	HALT mode V _{IN} = 0V, V _{CC} @ 10 MHz	5,6	
		5.5V		4.0	2.5	mA	HALT mode V _{IN} = 0V, V _{CC} @ 10 MHz	5,6	
I _{CC2}	Standby Current			500	150	nA	STOP mode V _{IN} = 0V, V _{CC}	7	

Table 5. DC Electrical Characteristics (Continued)

Notes:

1. The V_{CC} voltage specification of 3.0V guarantees 3.0V; the V_{CC} voltage specification of 5.5V guarantees 5.0V \pm 0.5V. 2. Typical values are measured at V_{CC} = 3.3V and V_{CC} = 5.0V; V_{SS} = 0V = GND. 3. For the analog comparator input when the analog comparator is enabled.

4. No protection diode is provided from the pin to V_{CC}. External protection is recommended.

5. All outputs are unloaded and all inputs are at the V_{CC} or V_{SS} level.

6. CL1 = CL2 = 22 pF.

7. Same as note 5, except inputs are at V_{CC} .

DC ELECTRICAL CHARACTERISTICS (Continued)

			T _A = -40° Extended T	C to +105°C emperatures	Typical ²			
Sym	Parameter	V _{CC} ¹	Min	Max	@ 25°C	Units	Conditions	Notes
V _{CH}	Clock Input High Voltage	4.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V	Driven by External Clock Generator	
		5.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	4.5V	V _{SS} -0.3	0.2 V _{CC}	1.5	V	Driven by External Clock Generator	
		5.5V	V _{SS} -0.3	0.2 V _{CC}	1.5	V	Driven by External Clock Generator	
V _{IH}	Input High Voltage	4.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V		
		5.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V		
V _{II} Input Low Voltage		4.5V	V _{SS} -0.3	0.2 V _{CC}	1.5	V		
		5.5V	V _{SS} -0.3	0.2 V _{CC}	1.5	V		
V _{OH}	Output High	4.5V	V _{CC} -0.4		4.8	V	I _{OH} = -2.0 mA	
- 01	Voltage	5.5V	V _{CC} -0.4		4.8	V	l _{OH} = -2.0 mA	
V _{OL1}	Output Low	4.5V		0.4	0.1	V	l _{oL} = +4.0 mA	
	OL1 Output Low Voltage			0.4	0.1	V	l _{oL} = +4.0 mA	
V _{OL2}	Output Low	4.5V		1.2	0.5	V	l _{OL} = +12 mA	
	L2 Output Low Voltage			1.2	0.5	V	l _{oL} = +12 mA	
V _{OFFSET}	Comparator Input	4.5V		25.0	10.0	mV		
	SET Comparator Input Offset Voltage			25.0	10.0	mV		
I _{IL}	Input Leakage	4.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
		5.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
I _{OL}	Output Leakage	4.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
		5.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
V _{ICR}	Comparator Input	4.5V	0	V _{CC} –1.5V		V		3
	Common Mode Voltage Range	5.5V	0	V _{CC} –1.5V		V		3 3 3 4 5,6 5,6
R _{PB5}	PB5 Pull-up	4.5V	100		200	kOhm		4
	Resistor	5.5V	100		200			
V _{LV}	V _{CC} Low-Voltage Protection		2.45	2.85	2.60	V		
I _{CC}	Supply Current	4.5V		7.0	4.0	mA	@ 10 MHz	5,6
		5.5V		7.0	4.0	mA	@ 10 MHz	5,6

Table 6. DC Electrical Characteristics

Notes:

1. The V_{CC} voltage specification of 4.5V and 5.5V guarantees 5.0V $\pm 0.5V.$

2. Typical values are measured at $V_{CC} = 5.0V$; $V_{SS} = 0V = GND$. 3. For analog comparator input when analog comparator is enabled.

4. No protection diode is provided from the pin to V_{CC} . External protection is recommended.

5. All outputs are unloaded and all inputs are at V_{CC} or V_{SS} level.

6. CL1 = CL2 = 22 pF.

7. Same as note 5, except inputs are at V_{CC} .

	Table 0. DC Electrical Gharacteristics (Continueu)								
			T _A = -40°0 Extended Te	C to +105°C emperatures	Typical ²				
Sym	Parameter	V _{CC} ¹	Min	Max	@ 25°C	Units	Conditions	Notes	
I _{CC1}	Standby Current	4.5V		2.0	1.0	mA	HALT mode V _{IN} = 0V, V _{CC} @ 10 MHz	5,6	
		5.5V		2.0	1.0	mA	HALT mode V _{IN} = 0V, V _{CC} @ 10 MHz	5,6	
I _{CC2}	Standby Current	4.5V		700	250	nA	STOP mode V _{IN} = 0V,V _{CC}	7	
		5.5V		700	250	nA	STOP mode V _{IN} = 0V,V _{CC}	7	

Table 6 DC Electrical Characteristics (Continued)

Notes:

1. The V_{CC} voltage specification of 4.5V and 5.5V guarantees 5.0V \pm 0.5V. 2. Typical values are measured at V_{CC} = 5.0V; V_{SS} = 0V = GND. 3. For analog comparator input when analog comparator is enabled.

4. No protection diode is provided from the pin to V_{CC} . External protection is recommended.

5. All outputs are unloaded and all inputs are at V_{CC} or V_{SS} level.

6. CL1 = CL2 = 22 pF.

7. Same as note 5, except inputs are at V_{CC} .

Z8PE003 Z8Plus OTP Microcontroller

RESET (Continued)

Table 8. Control and Periphera	I Registers* (Continued)
--------------------------------	--------------------------

					Bi	its				
Register (HEX)	Register Name	7	6	5	4	3	2	1	0	Comments
D4	Port B Input	U	U	U	U	U	U	U	U	Current sample of the input pin following RESET.
D3	Port A Special Function	0	0	0	0	0	0	0	0	Deactivates all port special functions after RESET.
D2	Port A Directional Control	0	0	0	0	0	0	0	0	Defines all bits as inputs in PortA after RESET.
D1	Port A Output	U	U	U	U	U	U	U	U	Output register not affected by RESET
D0	Port A Input	U	U	U	U	U	U	U	U	Current sample of the input pin following RESET.
CF	Reserved									
CE	Reserved									
CD	T1VAL	U	U	U	U	U	U	U	U	
CC	T0VAL	U	U	U	U	U	U	U	U	
СВ	T3VAL	U	U	U	U	U	U	U	U	
СА	T2VAL	U	U	U	U	U	U	U	U	
C9	T3AR	U	U	U	U	U	U	U	U	
C8	T2AR	U	U	U	U	U	U	U	U	
C7	T1ARHI	U	U	U	U	U	U	U	U	
C6	T0ARHI	U	U	U	U	U	U	U	U	
C5	T1ARLO	U	U	U	U	U	U	U	U	
C4	T0ARLO	U	U	U	U	U	U	U	U	
С3	WDTHI	1	1	1	1	1	1	1	1	
C2	WDTLO	1	1	1	1	1	1	1	1	
C1	TCTLHI	1	1	1	1	1	0	0	0	WDT enabled in HALT mode, WDT time-out at maximum value, STOP mode disabled.
C0	TCTLLO	0	0	0	0	0	0	0	0	All standard timers are disabled.
Note: *The SMR	and WDT flags are se	et to ii	ndica	te the	e sou	rce of	the F	RESE	Ŧ.	

Table 9. Flag Register Bit D1, D0

D1	D0	Reset Source
0	0	V _{BO} /POR
0	1	SMR Recovery
1	0	WDT Reset
1	1	Reserved

INTERRUPT SOURCES

Table 10 presents the interrupt types, sources, and vectors available in the Z8Plus. Other processors from the Z8Plus family may define the interrupts differently.

Name	Sources	Vector Location	Comments	Fixed Priority
IREQ ₀	Timer0 Time-out	2,3	Internal	1 (Highest)
IREQ ₁	PB4 High-to-Low Transition	4,5	External (PB4), Edge Triggered	2
IREQ ₂	Timer1 Time-out	6,7	Internal	3
IREQ ₃	PB2 High-to-Low Transition	8,9	External (PB2), Edge Triggered	4
IREQ ₄	PB4 Low-to-High Transition	A,B	External (PB4), Edge Triggered	5
IREQ ₅	Timer2 Time-out	C,D	Internal	6 (Lowest)
IREQ ₆ –IREQ ₁₅	Reserved		Reserved for future expansion	

Table 10. Interrupt Types, Sources, and Vectors

External Interrupt Sources

External sources can be generated by a transition on the corresponding Port pin. The interrupt may detect a rising edge, a falling edge, or both.

Notes: The interrupt sources and trigger conditions are device dependent. See the device product specification to determine available sources (internal and external), triggering edge options, and exact programming details.

Although interrupts are edge triggered, minimum interrupt request Low and High times must be observed for proper operation. See the device product specification for exact timing requirements on external interrupt requests (T_WIL , T_WIH).

Internal Interrupt Sources

Internal interrupt sources and trigger conditions are device dependent. On-chip peripherals may set interrupt under various conditions. Some peripherals always set their corresponding IREQ bit while others must be specifically configured to do so.

See the device product specification to determine available sources, triggering edge options, and exact programming

details. For more details on the interrupt sources, refer to the chapters describing the timers, comparators, I/O ports, and other peripherals.

Interrupt Mask Register (IMASK) Initialization

The IMASK register individually or globally enables or disables the interrupts (Table 11). When bits 0 through 5 are set to 1, the corresponding interrupt requests are enabled. Bit 7 is the master enable bit and must be set before any of the individual interrupt requests can be recognized. Resetting bit 7 disables all the interrupt requests. Bit 7 is set and reset by the EI and DI instructions. It is automatically set to 0 during an interrupt service routine and set to 1 following the execution of an Interrupt Return (IRET) instruction. The IMASK registers are reset to 00h, disabling all interrupts.

Notes: It is not good programming practice to directly assign a value to the master enable bit. A value change should always be accomplished by issuing the EI and DI instructions.

Care should be taken not to set or clear IMASK bits while the master enable is set.

WATCH-DOG TIMER

The Watch-Dog Timer (WDT) is a retriggerable one-shot 16-bit timer that resets the device if it reaches its terminal count. The WDT is driven by the XTAL2 clock pin. To provide the longer time-out periods required in applications, the watch-dog timer is only updated every 64th clock cycle. When operating in the RUN or HALT modes, a WDT timeout reset is functionally equivalent to an interrupt vectoring the PC to 0020H, and setting the WDT flag to 1. Coming out of **RESET**, the WDT is fully enabled with its time-out value set at minimum, unless otherwise programmed during the first instruction. Subsequent executions of the WDT instruction reinitialize the watch-dog timer registers (C2h and C3h) to their initial values as defined by bits D6, D5, and D4 of the TCTLHI register. The WDT cannot be disabled except on the first cycle after **RESET** and when the device enters STOP mode.

The WDT instruction should be executed often enough to provide some margin of time to allow the WDT registers to approach 0. Because the WDT time-out periods are relatively long, a WDT $\overrightarrow{\text{RESET}}$ occurs in the unlikely event that the WDT times out on exactly the same cycle that the WDT instruction is executed.

RESET clears both the WDT and SMR flags. A WDT timeout sets the WDT flag, and the STOP instruction sets the SMR flag. This function enables software to determine whether a WDT time-out or a return from STOP mode occurred. Reading the WDT and SMR flags does not reset the flag to 0; therefore, the user must clear the flag via software.

Note: Failure to clear the SMR flag can result in unexpected behavior.



Figure 11. TCTLHI Register for Control of WDT

Note: The WDT can only be disabled via software if the first instruction out of the RESET performs this function. Logic within the device detects that it is in the process of executing the first instruction after the processor leaves \overline{RE} -SET. During the execution of this instruction, the upper five bits of the TCTLHI register can be written. After this first instruction, hardware does not allow the upper five bits of this register to be written.

The TCTLHI bits for control of the WDT are described below:

WDT Time Select (D6, D5, D4). Bits 6, 5, and 4 determine the time-out period. Table 13 indicates the range of timeout values that can be obtained. The default values of D6, D5, and D4 are 001, which sets the WDT to its minimum time-out period when coming out of **RESET**.

WDT During HALT (D7). This bit determines whether or not the WDT is active during HALT mode. A 1 indicates active during HALT mode. A 0 prevents the WDT from resetting the part while halted. Coming out of **RESET**, the WDT is enabled during HALT mode.

STOP MODE (D3). Coming out of RESET, the device STOP mode is disabled. If an application requires use of STOP mode, bit D3 must be cleared immediately at leaving **RESET**. If bit D3 is set, the STOP instruction executes as a NOP. If bit D3 is cleared, the STOP instruction enters STOP mode.

Bits 2, 1 and 0. These bits are reserved and must be 0.

D6	D5	D4	Crystal Clocks* to Timeout	Time-Out Using a 10-MHz Crystal
0	0	0	Disabled	Disabled
0	0	1	65,536 TpC	6.55 ms
0	1	0	131,072 TpC	13.11 ms
0	1	1	262,144 TpC	26.21 ms
1	0	0	524,288 TpC	52.43 ms
1	0	1	1,048,576 TpC	104.86 ms
1	1	0	2.097.152 TpC	209.72 ms

Table 13. WDT Time-Out

Note: *TpC is an XTAL clock cycle. The default at reset is 001.

838.86 ms

8,388,608 TpC

POWER-DOWN MODES

In addition to the standard RUN mode, the Z8Plus MCU supports two Power-Down modes to minimize device current consumption. The two modes supported are HALT and STOP.

HALT MODE OPERATION

The HALT mode suspends instruction execution and turns off the internal CPU clock. The on-chip oscillator circuit remains active so the internal clock continues to run and is applied to the timers and interrupt logic.

To enter HALT mode, the device only requires a HALT instruction. It is not necessary to execute a NOP instruction immediately before the HALT instruction.

7F HALT ; enter HALT mode HALT mode can be exited by servicing an external or internal interrupt. The first instruction executed is the interrupt service routine. At completion of the interrupt service routine, the user program continues from the instruction after the HALT instruction.

The HALT mode can also be exited via a **RESET** activation or a Watch-Dog Timer (WDT) time-out. In these cases, program execution restarts at 0020H, the reset restart address.

1

1

1

The STOP mode provides the lowest possible device standby current. This instruction turns off the on-chip oscillator and internal system clock.

To enter the STOP mode, the Z8Plus only requires a STOP instruction. It is *not* necessary to execute a NOP instruction immediately before the STOP instruction.

6F STOP ;enter STOP mode

The STOP mode is exited by any one of the following resets: POR or a Stop-Mode Recovery source. At reset generation, the processor always restarts the application program at address 0020H, and the STOP mode flag is set. Reading the STOP mode flag does not clear it. The user must clear the STOP mode flag with software.

Note: Failure to clear the STOP mode flag can result in undefined behavior.

The Z8Plus provides a dedicated Stop-Mode Recovery (SMR) circuit. In this case, a low-level applied to input pin

(SMR) circuit. In this case, a low-level applied to input pin PB0 (I/O Port B, bit 0) triggers an SMR. To use this mode, pin PB0 must be configured as an input and the special function selected before the STOP mode is entered. The Low level on PB0 must be held for a minimum pulse width T_{WSM} . Program execution starts at address 20h, after the POR delay.

Notes: 1. The PB0 input, when used for Stop-Mode Recovery, does not initialize the control registers.

The STOP mode current (I_{CC2}) is minimized when:

- V_{CC} is at the low end of the device's operating range
- Output current sourcing is minimized
- All inputs (digital and analog) are at the Low or High rail voltages
- 2. For detailed information about flag settings, see the <u>Z8Plus User's Manual</u>.

LC OSCILLATOR

The Z8Plus oscillator can use an inductor capacitor oscillator (LC) network to generate an XTAL clock (Figure 17).

The frequency stays stable over V_{CC} and temperature. The oscillation frequency is determined by the equation:

Frequency =
$$\frac{1}{2\pi (LC_T)^{1/2}}$$

where L is the total inductance including parasitics, and C_T is the total series capacitance including parasitics.

Simple series capacitance is calculated using the equation at the top of the next column.



A sample calculation of capacitance C_1 and C_2 for 5.83-MHz frequency and inductance value of 27 μ H is displayed as follows:

5.83 (10⁶) =
$$\frac{1}{2\pi [27 (10^{-6}) C_T]^{1/2}}$$

C_T = 27.6 pF

Thus,
$$C_1 = 55.2 \text{ pF}$$
 and $C_2 = 55.2 \text{ pF}$.

TIMERS

Two 8-bit timers, timer 0 (T0) and timer 1 (T1) are available to function as a pair of independent 8-bit standard timers. They may also be cascaded to function as a 16-bit PulseWidth Modulator (PWM) timer. Two additional 8-bit timers (T2 and T3) are provided, but they can only operate as one 16-bit standard timer.



Figure 19. 16-Bit Standard Timer



Figure 20. 8-Bit Standard Timers



Figure 21. 16-Bit Standard PWM Timer



T1 (MSB) and T0 (LSB). T23 is a standard 16-bit timer formed by cascading 8-bit timers T3 (MSB) and T2 (LSB).



A pair of READ/WRITE registers is utilized for each 8-bit timer. One register is defined to contain the auto-initialization value for the timer. The second register contains the current value for the timer. When a timer is enabled, the timer decrements the value in its count register and continues decrementing until it reaches 0. An interrupt is generated, and the contents of the auto-initialization register are optionally copied into the count value register. If auto-initialization is not enabled, the timer stops counting when the value reaches 0. Control logic clears the appropriate control register bit to disable the timer. This operation is referred to as a *single-shot*. If auto-initialization is enabled, the timer counts from the initialization value. Software must not attempt to use timer registers for any other function.

User software is allowed to write to any WRITE register at any time; however, care should be taken if timer registers are updated while the timer is enabled. If software changes the count value while the timer is in operation, the timer continues counting from the updated value. **Note:** Unpredictable behavior can occur if the value updates at the same time that the timer reaches 0.

Similarly, if user software changes the initialization value register while the timer is active, the next time that the timer reaches 0, the timer initializes to the changed value.

Note: Unpredictable behavior can occur if the initialization value register is changed while the timer is in the process of being initialized.

The initialization value is determined by the exact timing of the WRITE operation. In all cases, the Z8Plus assigns a higher priority to the software WRITE than to a decrementer write-back. However, when hardware clears a control register bit for a timer that is configured for single-shot operation, the clearing of the control bit overrides a software WRITE. A READ of either register can be conducted at any time, with no effect on the functionality of the timer.











Figure 25. Timer T0 Output Through T_{OUT}

RESET CONDITIONS

After a $\overline{\text{RESET}}$, the timers are disabled. See Table 8 for timer control, value, and auto-initialization register status after $\overline{\text{RESET}}$.

I/O PORTS

The Z8Plus dedicates 14 lines to input and output. These lines are grouped into two ports known as Port A and Port B. Port A is an 8-bit port, bit programmable as either inputs or outputs. Port B can be programmed to provide either standard input/output, or the following special functions: T0 output, comparator input, SMR input, and external interrupt inputs. All pins except PB5 include push-pull CMOS outputs. In addition, the outputs of Port A on a bit-wise basis can be configured for open-drain operation. The ports operate on a bit-wise basis. As such, the register values for/at a given bit position only affect the bit in question.

Each port is defined by a set of four control registers (Figure 26).



Directional Control and Special Function Registers

Each port on the Z8Plus features a dedicated directional control register that determines (on a bit-wise basis) if a given port bit operates as input or output.

Each port on the Z8Plus features a special function register (SFR) that, in conjunction with the directional control register, implements (on a bit-by-bit basis) any special functionality that can be defined for each particular port bit.

Table 14. I/O Ports Registers

Register	Address	Identifier
Port B Special Function	0D7H	PTBSFR
Port B Directional Control	0D6H	PTBDIR
Port B Output Value	0D5H	PTBOUT
Port B Input Value	0D4H	PTBIN
Port A Special Function	0D3H	PTASFR
Port A Directional Control	0D2H	PTADIR
Port A Output Value	0D1H	PTAOUT
Port A Input Value	0D0H	PTAIN

Input and Output Value Registers

Each port features an Output Value Register and an input value register. For port bits configured as an input by means of the directional control register, the input value register

PORT B—PIN 1 CONFIGURATION





PORT B—PIN 2 CONFIGURATION



Figure 36. Port B Pin 2 Diagram

PORT B CONTROL REGISTERS (Continued)



Figure 41. Port B Special Function Register

COMPARATOR OPERATION (Continued)

age Protection trip point $(\mathsf{V}_{\mathsf{LV}})$ is reached. The actual Low-Voltage Protection trip point is a function of process parameters.

Low-Voltage Protection is active in RUN and HALT modes only, but is disabled in STOP mode (Figure 42).



Figure 42. Typical Low Voltage Protection vs. Temperature

PACKAGE INFORMATION



MILLIMETER INCH SYMBOL MIN MAX MIN MAX 0.51 0.81 .020 .032 3.25 3.43 .128 .135 0.38 0.53 .015 .021 1.14 1.65 .045 .065 0.23 0.38 .009 .015 22.35 23.37 .880 .920 7.62 8.13 .300 .320 6.22 6.48 .245 .255 2.54 TYP .100 TYP 7.87 8.89 .310 .350 3.18 3.81 .125 .150 1.52 1.65 .060 .065 1.65 .035 .065

CONTROLLING DIMENSIONS : INCH





CYLLDOI	MILLI	METER	INCH			
21MBOL	MIN	мах	MIN	мах		
A	2.40	2.65	0.094	0.104		
A1	0.10	0.30	0.004	0.012		
A2	2.24	2.44	0.088	0.096		
В	0.36	0.46	0.014	0.018		
С	0.23	0.30	0.009	0.012		
D	11.40	11.75	0.449	0.463		
Ε	7.40	7.60	0.291	0.299		
(e)	1.27	түр	0.050	Ο ΤΥΡ		
н	10.00	10.65	0.394	0.419		
h	0.30	0.50	0.012	0.020		
L	0.60	1.00	0.024	0.039		
Q1	0.97	1.07	0.038	0.042		

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

Figure 46. 18-Pin SOIC Package Diagram