



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Product Status	Discontinued at Digi-Key
Core Processor	Z8
Core Size	8-Bit
Speed	10MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	14
Program Memory Size	1KB (1K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8pe003sz010sc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Units	Note
Ambient Temperature under Bias	-40	+105	С	
Storage Temperature	-65	+150	С	
Voltage on any Pin with Respect to V <sub>SS</sub>		+7	V	1
Voltage on $V_{DD}$ Pin with Respect to $V_{SS}$	-0.3	+7	V	
Voltage on PB5 Pin with Respect to V <sub>SS</sub>	-0.6	V <sub>DD</sub> +1	V	2
Total Power Dissipation		880	mW	
Maximum Allowable Current out of V <sub>SS</sub>		40	mA	3
Maximum Allowable Current into V <sub>DD</sub>		40	mA	3
Maximum Allowable Current into an Input Pin	-600	+600	μA	4
Maximum Allowable Current into an Open-Drain Pin		+600	μA	5
Maximum Allowable Output Current Sunk by Any I/O Pin		25	mA	
Maximum Allowable Output Current Sourced by Any I/O Pin		25	mA	
Maximum Allowable Output Current Sunk by Port A		40	mA	3
Maximum Allowable Output Current Sourced by Port A		40	mA	3
Maximum Allowable Output Current Sunk by Port B		40	mA	3
Maximum Allowable Output Current Sourced by Port B		40	mA	3

### Notes:

1. Applies to all pins except the PB5 pin and where otherwise noted.

2. There is no input protection diode from pin to  $\ensuremath{\mathsf{V}_{\text{DD}}}$  .

3. Peak Current. Do not exceed 25mA average current in either direction.

4. Excludes XTAL pins.

5. Device pin is not at an output Low state.

Stresses greater than those listed under Absolute Maximum Ratings can cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period can affect device reliability. Total power dissipation should not exceed 880 mW for the package. Power dissipation is calculated as follows:

 $\begin{array}{l} \mbox{Total Power Dissipation} &= V_{DD} \; x \; [I_{DD} - (sum \; of \; I_{OH})] \\ &+ sum \; of \; [(V_{DD} - V_{OH}) \; x \; I_{OH}] \\ &+ sum \; of \; (V_{OL} \; x \; I_{OL}) \end{array}$ 

## DC ELECTRICAL CHARACTERISTICS (Continued)

			T <sub>A</sub> = -40° Extended T	C to +105°C emperatures	Typical <sup>2</sup>			
Sym	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Max	@ 25°C	Units	Conditions	Notes
V <sub>CH</sub>	Clock Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V	Driven by External Clock Generator	
		5.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V	Driven by External Clock Generator	
		5.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V		
		5.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V		
V <sub>IL</sub>	Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
		5.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
V <sub>OH</sub>	Output High	4.5V	V <sub>CC</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	
	Voltage	5.5V	V <sub>CC</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	
V <sub>OL1</sub>	Output Low	4.5V		0.4	0.1	V	l <sub>oL</sub> = +4.0 mA	
	Voltage	5.5V		0.4	0.1	V	l <sub>oL</sub> = +4.0 mA	
V <sub>OL2</sub>	Output Low	4.5V		1.2	0.5	V	l <sub>OL</sub> = +12 mA	
	Voltage	5.5V		1.2	0.5	V	I <sub>OL</sub> = +12 mA	
V <sub>OFFSET</sub>	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
I <sub>IL</sub>	Input Leakage	4.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
		5.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
I <sub>OL</sub>	Output Leakage	4.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
		5.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
V <sub>ICR</sub>	Comparator Input	4.5V	0	V <sub>CC</sub> –1.5V		V		3
	Common Mode Voltage Range	5.5V	0	V <sub>CC</sub> –1.5V		V		3
R <sub>PB5</sub>	PB5 Pull-up	4.5V	100		200	kOhm		4
	Resistor	5.5V	100		200			
V <sub>LV</sub>	V <sub>CC</sub> Low-Voltage Protection		2.45	2.85	2.60	V		
I <sub>CC</sub>	Supply Current	4.5V		7.0	4.0	mA	@ 10 MHz	5,6
		5.5V		7.0	4.0	mA	@ 10 MHz	5,6

**Table 6. DC Electrical Characteristics** 

### Notes:

1. The  $V_{CC}$  voltage specification of 4.5V and 5.5V guarantees 5.0V  $\pm 0.5V.$ 

2. Typical values are measured at  $V_{CC} = 5.0V$ ;  $V_{SS} = 0V = GND$ . 3. For analog comparator input when analog comparator is enabled.

4. No protection diode is provided from the pin to  $V_{CC}$ . External protection is recommended.

5. All outputs are unloaded and all inputs are at  $V_{CC}$  or  $V_{SS}$  level.

6. CL1 = CL2 = 22 pF.

7. Same as note 5, except inputs are at  $V_{CC}$ .

	Table 0. DC Electrical Granacteristics (Continueu)							
			T <sub>A</sub> = -40°0 Extended To	C to +105°C emperatures	Typical <sup>2</sup>			
Sym	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Max	@ 25°C	Units	Conditions	Notes
I <sub>CC1</sub>	Standby Current	4.5V		2.0	1.0	mA	HALT mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 10 MHz	5,6
		5.5V		2.0	1.0	mA	HALT mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 10 MHz	5,6
I <sub>CC2</sub>	Standby Current	4.5V		700	250	nA	STOP mode V <sub>IN</sub> = 0V,V <sub>CC</sub>	7
		5.5V		700	250	nA	STOP mode V <sub>IN</sub> = 0V,V <sub>CC</sub>	7

## Table 6 DC Electrical Characteristics (Continued)

#### Notes:

1. The V<sub>CC</sub> voltage specification of 4.5V and 5.5V guarantees 5.0V  $\pm$ 0.5V. 2. Typical values are measured at V<sub>CC</sub> = 5.0V; V<sub>SS</sub> = 0V = GND. 3. For analog comparator input when analog comparator is enabled.

4. No protection diode is provided from the pin to  $V_{CC}$ . External protection is recommended.

5. All outputs are unloaded and all inputs are at  $V_{CC}$  or  $V_{SS}$  level.

6. CL1 = CL2 = 22 pF.

7. Same as note 5, except inputs are at  $V_{CC}$ .

## **AC ELECTRICAL CHARACTERISTICS**



Figure 8. AC Electrical Timing Diagram

### Table 7. Additional Timing

No	Symbol	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Max	Units	Notes
1	Т <sub>Р</sub> С	Input Clock Period	3.0V	100	DC	ns	2
		-	5.5V	100	DC	ns	2
2	T <sub>R</sub> C,T <sub>F</sub> C	Clock Input Rise and Fall Times	3.0V		15	ns	2
		-	5.5V		15	ns	2
3	Т <sub>W</sub> C	Input Clock Width	3.0V	50		ns	2
		-	5.5V	50		ns	2
4	T <sub>W</sub> IL	Int. Request Input Low Time	3.0V	70		ns	2
		-	5.5V	70		ns	2
5	T <sub>W</sub> IH	Int. Request Input High Time	3.0V	5TpC			2
		-	5.5V	5TpC			2
6	T <sub>WSM</sub>	STOP mode Recovery Width	3.0V	25		ns	
		Spec.	5.5V	25		ns	
7	T <sub>OST</sub>	Oscillator Start-Up Time	3.0V		5TpC		
		-	5.5V		5TpC		
8	T <sub>POR</sub>	Power-On Reset Time	3.0V	128 T <sub>P</sub> C + T <sub>OST</sub>			
		-	5.5V				

Notes:

1. The V<sub>DD</sub> voltage specification of 3.0V guarantees 3.0V. The V<sub>DD</sub> voltage specification of 5.5V guarantees 5.0V  $\pm$ 0.5V. 2. Timing Reference uses 0.7 V<sub>CC</sub> for a logical 1 and 0.2 V<sub>CC</sub> for a logical 0.



Figure 10. Reset Circuitry with POR, WDT,  $\mathrm{V}_{\mathrm{BO}}$ , and SMR

The STOP mode provides the lowest possible device standby current. This instruction turns off the on-chip oscillator and internal system clock.

To enter the STOP mode, the Z8Plus only requires a STOP instruction. It is *not* necessary to execute a NOP instruction immediately before the STOP instruction.

6F STOP ;enter STOP mode

The STOP mode is exited by any one of the following resets: POR or a Stop-Mode Recovery source. At reset generation, the processor always restarts the application program at address 0020H, and the STOP mode flag is set. Reading the STOP mode flag does not clear it. The user must clear the STOP mode flag with software.

**Note:** Failure to clear the STOP mode flag can result in undefined behavior.

The Z8Plus provides a dedicated Stop-Mode Recovery (SMR) circuit. In this case, a low-level applied to input pin

(SMR) circuit. In this case, a low-level applied to input pin PB0 (I/O Port B, bit 0) triggers an SMR. To use this mode, pin PB0 must be configured as an input and the special function selected before the STOP mode is entered. The Low level on PB0 must be held for a minimum pulse width  $T_{WSM}$ . Program execution starts at address 20h, after the POR delay.

**Notes:** 1. The PB0 input, when used for Stop-Mode Recovery, does not initialize the control registers.

The STOP mode current  $(I_{CC2})$  is minimized when:

- V<sub>CC</sub> is at the low end of the device's operating range
- Output current sourcing is minimized
- All inputs (digital and analog) are at the Low or High rail voltages
- 2. For detailed information about flag settings, see the <u>Z8Plus User's Manual</u>.

# CLOCK

The Z8Plus MCU derives its timing from on-board clock circuitry connected to pins XTAL1 and XTAL2. The clock circuitry consists of an oscillator, a glitch filter, and a divide-by-two shaping circuit. Figure 12 illustrates the clock circuitry. The oscillator's input is XTAL1 and its output is XTAL2. The clock can be driven by a crystal, a ceramic resonator, LC clock, or an external clock source.

By selecting the RC OSCILLATOR option in the graphical user interface (GUI), the circuit may instead be driven by an external Resistor and Capacitor (RC) oscillator. Figure 13 illustrates this configuration. This design is limited to no more than 4 MHz to restrict EMI noise.

**Note:** The reduced drive strength of this configuration also allows the clock circuit to use a micropower-type crystal (also known as a tuning fork) without reduction resistors.



Figure 12. Clock Circuit



Figure 13. Z8Plus in RC Oscillator Mode

# LC OSCILLATOR

The Z8Plus oscillator can use an inductor capacitor oscillator (LC) network to generate an XTAL clock (Figure 17).

The frequency stays stable over  $V_{CC}$  and temperature. The oscillation frequency is determined by the equation:

Frequency = 
$$\frac{1}{2\pi (LC_T)^{1/2}}$$

where L is the total inductance including parasitics, and  $C_T$  is the total series capacitance including parasitics.

Simple series capacitance is calculated using the equation at the top of the next column.



A sample calculation of capacitance  $C_1$  and  $C_2$  for 5.83-MHz frequency and inductance value of 27  $\mu$ H is displayed as follows:

5.83 (10<sup>6</sup>) = 
$$\frac{1}{2\pi [27 (10^{-6}) C_T]^{1/2}}$$
  
C<sub>T</sub> = 27.6 pF

Thus, 
$$C_1 = 55.2 \text{ pF}$$
 and  $C_2 = 55.2 \text{ pF}$ .

### TIMERS

Two 8-bit timers, timer 0 (T0) and timer 1 (T1) are available to function as a pair of independent 8-bit standard timers. They may also be cascaded to function as a 16-bit PulseWidth Modulator (PWM) timer. Two additional 8-bit timers (T2 and T3) are provided, but they can only operate as one 16-bit standard timer.



Figure 19. 16-Bit Standard Timer



Figure 20. 8-Bit Standard Timers



Figure 21. 16-Bit Standard PWM Timer



T1 (MSB) and T0 (LSB). T23 is a standard 16-bit timer formed by cascading 8-bit timers T3 (MSB) and T2 (LSB).



A pair of READ/WRITE registers is utilized for each 8-bit timer. One register is defined to contain the auto-initialization value for the timer. The second register contains the current value for the timer. When a timer is enabled, the timer decrements the value in its count register and continues decrementing until it reaches 0. An interrupt is generated, and the contents of the auto-initialization register are optionally copied into the count value register. If auto-initialization is not enabled, the timer stops counting when the value reaches 0. Control logic clears the appropriate control register bit to disable the timer. This operation is referred to as a *single-shot*. If auto-initialization is enabled, the timer counts from the initialization value. Software must not attempt to use timer registers for any other function.

User software is allowed to write to any WRITE register at any time; however, care should be taken if timer registers are updated while the timer is enabled. If software changes the count value while the timer is in operation, the timer continues counting from the updated value. **Note:** Unpredictable behavior can occur if the value updates at the same time that the timer reaches 0.

Similarly, if user software changes the initialization value register while the timer is active, the next time that the timer reaches 0, the timer initializes to the changed value.

**Note:** Unpredictable behavior can occur if the initialization value register is changed while the timer is in the process of being initialized.

The initialization value is determined by the exact timing of the WRITE operation. In all cases, the Z8Plus assigns a higher priority to the software WRITE than to a decrementer write-back. However, when hardware clears a control register bit for a timer that is configured for single-shot operation, the clearing of the control bit overrides a software WRITE. A READ of either register can be conducted at any time, with no effect on the functionality of the timer.











Figure 25. Timer T0 Output Through T<sub>OUT</sub>

For port bits configured as an output by means of the directional control register, the value held in the corresponding bit of the Output Value Register is driven directly onto

## **READ/WRITE OPERATIONS**

The control for each port is done on a bit-by-bit basis. All bits are capable of operating as inputs or outputs, depending on the setting of the port's directional control register. If configured as an input, each bit is provided a Schmitt-trigger. The output of the Schmitt-trigger is latched twice to perform a synchronization function, and the output of the synchronizer is fed to the port input register, which can be read by software.

A WRITE to a port input register carries the effect of updating the contents of the input register, but subsequent READs do not necessarily return the same value that was written. If the bit in question is defined as an input, the input register for that bit position contains the current synchronized input value. WRITEs to that bit position are overwritten on the next clock cycle with the newly sampled input data. However, if the particular bit is programmed as an output, the input register for that bit retains the software-updated value. The port bits that are programmed as outputs do not sample the value being driven out.

Any bit in either port can be defined as an output by setting the appropriate bit in the directional control register. In this instance, the value held in the appropriate bit of the port output register is driven directly onto the output pin.

**Note:** The preceding result does not necessarily reflect the actual output value. If an external error is holding an output pin either High or Low against the output driver, the software READ returns the *requested* value, not the actual state caused by the contention. When a bit is defined as an output, the Schmitt-trigger on the input is disabled to save power.

the output pin. The opposite register bit for a given pin (the output register bit for an input pin and the input register bit for an output pin) holds their previous value. These bits are not changed and do not exhibit any effect on the hardware.

Updates to the output register take effect based on the timing of the internal instruction pipeline; however, this timing is referenced to the rising edge of the clock. The output register can be read at any time, and returns the current output value that is held. No restrictions are placed on the timing of READs and/or WRITEs to any of the port registers with respect to the others.

**Note:** Care should be taken when updating the directional control and special function registers.

When updating a directional control register, the special function register (SFR) should first be disabled. If this precaution is not taken, unpredicted events could occur as a result of the change in the port I/O status. This precaution is especially important when defining changes in Port B, as the unpredicted event referred to above could be one or more interrupts. Clearing of the SFR register should be the first step in configuring the port, while setting the SFR register should be the final step in the port configuration process. To ensure unpredictable results, the SFR register should not be written until the pins are being driven appropriately, and all initialization is completed.

# PORT A

Port A is a general-purpose port. Figure 27 features a block diagram of Port A. Each of its lines can be independently programmed as input or output via the Port A directional control register (PTADIR at 0D2H) as seen in Figure 26. A bit set to a 1 in PTADIR configures the corresponding bit in Port A as an output, while a bit cleared to 0 configures the corresponding bit in Port A as an input.

The input buffers are Schmitt-triggered. Bits programmed as outputs can be individually programmed as either push-

pull or open-drain by setting the corresponding bit in the special function register (PTASFR, Figure 26).



Figure 27. Port A Directional Control Register

## PORT A REGISTER DIAGRAMS















Figure 31. Port A Special Function Register

## PORT B—PIN 2 CONFIGURATION



Figure 36. Port B Pin 2 Diagram

## PORT B CONTROL REGISTERS (Continued)



Figure 41. Port B Special Function Register

## **COMPARATOR OPERATION** (Continued)

age Protection trip point  $(\mathsf{V}_{\mathsf{LV}})$  is reached. The actual Low-Voltage Protection trip point is a function of process parameters.

Low-Voltage Protection is active in RUN and HALT modes only, but is disabled in STOP mode (Figure 42).



Figure 42. Typical Low Voltage Protection vs. Temperature

# INPUT PROTECTION

PIN

All I/O pins feature diode input protection. There is a diode from the I/O pad to  $V_{\mbox{CC}}$  and  $V_{\mbox{SS}}$  (Figure 43).

V<sub>CC</sub>

Figure 43. I/O Pin Diode Input Protection

VSS





Figure 44. PB5 Pin Input Protection

The high-side input protection diode was removed on this pin to allow the application of high voltage during the OTP programming mode.

For better noise immunity in applications that are exposed to system EMI, a clamping diode to  $V_{SS}$  from this pin should be used to prevent entering the OTP programming mode or to prevent high voltage from damaging this pin.

## **PACKAGE INFORMATION**



MILLIMETER INCH SYMBOL MIN MAX MIN MAX 0.51 0.81 .020 .032 3.25 3.43 .128 .135 0.38 0.53 .015 .021 1.14 1.65 .045 .065 0.23 0.38 .009 .015 22.35 23.37 .880 .920 7.62 8.13 .300 .320 6.22 6.48 .245 .255 2.54 TYP .100 TYP 7.87 8.89 .310 .350 3.18 3.81 .125 .150 1.52 1.65 .060 .065 1.65 .035 .065

CONTROLLING DIMENSIONS : INCH





CYLLDOI	MILLI	MILLIMETER		сн
21MBOL	MIN	МАХ	MIN	МАХ
A	2.40	2.65	0.094	0.104
A1	0.10	0.30	0.004	0.012
A2	2.24	2.44	0.088	0.096
В	0.36	0.46	0.014	0.018
С	0.23	0.30	0.009	0.012
D	11.40	11.75	0.449	0.463
Ε	7.40	7.60	0.291	0.299
( <b>e</b> )	1.27	1.27 TYP		Ο ΤΥΡ
н	10.00	10.65	0.394	0.419
h	0.30	0.50	0.012	0.020
L	0.60	1.00	0.024	0.039
Q1	0.97	1.07	0.038	0.042

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

Figure 46. 18-Pin SOIC Package Diagram



SYMPOL	MILLIMETER				INCH		
	MIN	NOM	MAX	MIN	NOM	MAX	
A	1.73	1.85	1.98	0.068	0.073	0.078	
A1	0.05	0.13	0.21	0.002	0.005	0.008	
A2	1.68	1.73	1.83	0.066	0.068	0.072	
8	0.25	0.30	0.38	0.010	0.012	0.015	
С	0.13	0.15	0.22	0.005	0.006	0.009	
D	7.07	7.20	7.33	0.278	0.283	0.289	
E	5.20	5.30	5.38	0.205	0.209	0.212	
e	0.65 TYP 0.0256 TYP				P		
н	7.65	7.80	7.90	0.301	0.307	0.311	
L	0.56	0.75	0.94	0.022	0.030	0.037	
Q1	0.74	0.78	0.82	0.029	0.031	0.032	

Figure 47. 20-Pin SSOP Package Diagram

# ORDERING INFORMATION

### Standard Temperature

18-Pin DIP	Z8PE003PZ010SC
18-Pin SOIC	Z8PE003SZ010SC
20-Pin SSOP	Z8PE003HZ010SC
Extended Temperature	
18-Pin DIP	Z8PE003PZ010EC
18-Pin SOIC	Z8PE003SZ010EC
20-Pin SSOP	Z8PE003CZ010EC

For fast results, contact your local ZiLOG sales office for assistance in ordering the part(s) required.

Codes	
Preferred Package	PZ = Plastic DIP
Longer Lead Time	SZ = SOIC
	HZ = SSOP
Speed	010 = 10 MHz
Standard Temperature	$S = 0^{\circ}C \text{ to } +70^{\circ}C$
Extended Temperature	$E = -40^{\circ}C \text{ to } +105^{\circ}C$
Environmental Flow	C = Plastic Standard

### Example:

The Z8PE003PZ010SC is a 10-MHz DIP, 0°C to 70°C, with Plastic Standard Flow.

Z	ZiLOG Prefix
8PE	Z8Plus Product
003	Product Number
PZ	Package Designation Code
010	Speed
SC	Temperature and Environmental Flow

### **Pre-Characterization Product:**

The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or non-conformance

©1999 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of with some aspects of the document may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues.

life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

ZiLOG, Inc. 910 East Hamilton Avenue, Suite 110 Campbell, CA 95008 Telephone (408) 558-8500 FAX 408 558-8300 Internet: http://www.zilog.com