



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, MMC/SD, QSPI, SCI, SPI, SSI, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	110
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	640K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 22x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LFQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r7fs5d97e3a01cfb-aa0

Leading performance 120-MHz ARM Cortex-M4 microcontroller, up to 2-MB code flash memory, 640-KB SRAM, Graphics LCD Controller, 2D Drawing Engine, Capacitive Touch Sensing Unit, Ethernet MAC Controller with IEEE 1588 PTP, USB 2.0 High-Speed, USB 2.0 Full-Speed, SDHI, Quad SPI, security and safety features, and advanced analog.

Features

■ ARM Cortex-M4 Core with Floating Point Unit (FPU)

- ARMv7E-M architecture with DSP instruction set
- Maximum operating frequency: 120 MHz
- Support for 4-GB address space
- On-chip debugging system: JTAG, SWD, and ETM
- Boundary scan and ARM Memory Protection Unit (MPU)

■ Memory

- Up to 2-MB code flash memory (40 MHz zero wait states)
- 64-KB data flash memory (up to 100,000 erase/write cycles)
- Up to 640-KB SRAM
- Flash Cache (FCACHE)
- Memory Protection Units (MPU)
- Memory Mirror Function (MMF)
- 128-bit unique ID

■ Connectivity

- Ethernet MAC Controller (ETHERC)
- Ethernet DMA Controller (EDMAC)
- Ethernet PTP Controller (EPTPC)
- USB 2.0 High-Speed Module (USBHS)
 - On-chip transceiver
 - USB battery charge version 1.2 supported
- USB 2.0 Full-Speed Module (USBFS)
 - On-chip transceiver
- Serial Communications Interface (SCI) with FIFO × 10
- Serial Peripheral Interface (SPI) × 2
- I²C Bus Interface (IIC) × 3
- CAN module (CAN) × 2
- Serial Sound Interface Enhanced (SSIE) × 2
- SD/MMC Host Interface (SDHI) × 2
- Quad Serial Peripheral Interface (QSPI)
- IrDA interface
- Sampling Rate Converter (SRC)
- External address space
 - 8- or 16-bit bus space is selectable per area
 - SDRAM support

■ Analog

- 12-Bit A/D Converter (ADC12) with 3 sample-and-hold circuits each × 2
- 12-Bit D/A Converter (DAC12) × 2
- High-Speed Analog Comparator (ACMPHS) × 6
- Programmable Gain Amplifier (PGA) × 6
- Temperature sensor (TSN)

■ Timers

- General PWM Timer 32-Bit Enhanced High Resolution (GPT32EH) × 4
- General PWM Timer 32-Bit Enhanced (GPT32E) × 4
- General PWM Timer 32-Bit (GPT32) × 6
- Asynchronous General-Purpose Timer (AGT) × 2
- Watchdog Timer (WDT)

■ Safety

- ECC in SRAM
- SRAM parity error check
- Flash area protection
- ADC self-diagnosis function
- Clock Frequency Accuracy Measurement Circuit (CAC)
- Cyclic Redundancy Check (CRC) calculator
- Data Operation Circuit (DOC)
- Port Output Enable for GPT (POEG)
- Independent Watchdog Timer (IWDT)
- GPIO readback level detection
- Register write protection
- Main oscillator stop detection
- Illegal memory access

■ System and Power Management

- Low-power modes
- Realtime Clock (RTC) with calendar and VBATT support
- Event Link Controller (ELC)
- DMA Controller (DMAC) × 8
- Data Transfer Controller (DTC)
- Key interrupt function (KINT)
- Power-on reset
- Low Voltage Detection (LVD) with voltage settings

■ Security and Encryption

- AES128/192/256
- 3DES/ARC4
- SHA1/SHA224/SHA256
- GHASH
- RSA/DSA
- True Random Number Generator (TRNG)

■ Human Machine Interface (HMI)

- Graphics LCD Controller (GLCDC)
- JPEG Codec
- 2D Drawing Engine (DRW)
- Capacitive Touch Sensing Unit (CTSU)
- Parallel Data Capture Unit (PDC)

■ Multiple Clock Sources

- Main clock oscillator (MOSC) (8 to 24 MHz)
- Sub-clock oscillator (SOSC) (32.768 kHz)
- High-speed on-chip oscillator (HOCO) (16/18/20 MHz)
- Middle-speed on-chip oscillator (MOCO) (8 MHz)
- Low-speed on-chip oscillator (LOCO) (32.768 kHz)
- Independent Watchdog Timer OCO (15 kHz)
- Clock trim function for HOCO/MOCO/LOCO
- Clock out support

■ General-Purpose I/O Ports

- Up to 133 input/output pins
 - Up to 9 CMOS input
 - Up to 124 CMOS input/output
 - Up to 21 5-V tolerant input/output
 - Up to 18 high current (20 mA)

■ Operating Voltage

- VCC: 2.7 to 3.6 V

■ Operating Temperature and Packages

- Ta = -40°C to +85°C
 - 176-pin BGA (13 mm × 13 mm, 0.8 mm pitch)
 - 145-pin LGA (7 mm × 7 mm, 0.5 mm pitch)
- Ta = -40°C to +105°C
 - 176-pin LQFP (24 mm × 24 mm, 0.5 mm pitch)
 - 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch)
 - 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch)

Table 1.8 Communication interfaces (2 of 2)

Feature	Functional description
Ethernet MAC with IEEE 1588 PTP (ETHERC)	<p>One-channel Ethernet MAC Controller (ETHERC) compliant with the Ethernet/IEEE802.3 Media Access Control (MAC) layer protocol. An ETHERC channel provides one channel of the MAC layer interface, connecting the MCU to the physical layer LSI (PHY-LSI) that allows transmission and reception of frames compliant with the Ethernet and IEEE802.3 standards. The ETHERC is connected to the Ethernet DMA Controller (EDMAC) so data can be transferred without using the CPU.</p> <p>To handle timing and synchronization between devices, an on-chip Precision Time Protocol (PTP) module for the Ethernet PTP Controller (EPTPC) applies the PTP defined in the IEEE 1588-2008 version 2.0 standard.</p> <p>The EPTPC is composed of:</p> <ul style="list-style-type: none"> • Synchronization Frame Processing unit (SYNFP0) • A Statistical Time Correction Algorithm unit (STCA). <p>Use the EPTPC in combination with the on-chip Ethernet MAC Controller (ETHERC) and the DMA Controller for the PTP Ethernet Controller (PTPEDMAC). See section 29, Ethernet MAC Controller (ETHERC) in User's Manual.</p>
SD/MMC Host Interface (SDHI)	<p>The SDHI and MultiMediaCard (MMC) interface module provides the functionality required to connect a variety of external memory cards to the MCU. The SDHI supports both 1- and 4-bit buses for connecting memory cards that support SD, SDHC, and SDXC formats. When developing host devices that are compliant with the SD Specifications, you must comply with the SD Host/Ancillary Product License Agreement (SD HALA).</p> <p>The MMC interface supports 1-, 4-, and 8-bit MMC buses that provide eMMC 4.51 (JEDEC Standard JESD 84-B451) device access. This interface also provides backward compatibility and supports high-speed SDR transfer modes. See section 43, SD/MMC Host Interface (SDHI) in User's Manual.</p>

Table 1.9 Analog

Feature	Functional description
12-Bit A/D Converter (ADC12)	<p>Up to two successive approximation 12-Bit A/D Converters are provided. In unit 0, up to 13 analog input channels are selectable. In unit 1, up to 11 analog input channels, the temperature sensor output, and an internal reference voltage are selectable for conversion. The A/D conversion accuracy is selectable from 12-, 10-, and 8-bit conversion, making it possible to optimize the tradeoff between speed and resolution in generating a digital value. See section 47, 12-Bit A/D Converter (ADC12) in User's Manual.</p>
12-Bit D/A Converter (DAC12)	The DAC12 D/A converts data and includes an output amplifier. See section 48, 12-Bit D/A Converter (DAC12) in User's Manual.
Temperature sensor (TSN)	The on-chip temperature sensor can determine and monitor the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is linear. The output voltage is provided to the ADC12 for conversion and can also be used by the end application. See section 49, Temperature Sensor (TSN) in User's Manual.
High-Speed Analog Comparator (ACMPHS)	<p>Analog comparators can be used to compare a test voltage with a reference voltage and to provide a digital output based on the conversion result.</p> <p>Both the test and reference voltages can be provided to the comparator from internal sources such as the DAC12 output and internal reference voltage, and an external source with or without an internal PGA.</p> <p>Such flexibility is useful in applications that require go/no-go comparisons to be performed between analog signals without necessarily requiring A/D conversion. See section 50, High-Speed Analog Comparator (ACMPHS) in User's Manual.</p>

Table 1.10 Human machine interfaces

Feature	Functional description
Capacitive Touch Sensing Unit (CTSU)	The CTSU measures the electrostatic capacitance of the touch sensor. Changes in the electrostatic capacitance are determined by the software, which enables the CTSU to detect whether a finger is in contact with the touch sensor. The electrode surface of the touch sensor is usually enclosed with an electrical conductor so that fingers do not come into direct contact with the electrodes. See section 51, Capacitive Touch Sensing Unit (CTSU) in User's Manual.

Table 1.13 Security

Feature	Functional description
Secure Crypto Engine 7 (SCE7)	<ul style="list-style-type: none">• Security algorithms:<ul style="list-style-type: none">- Symmetric algorithms: AES, 3DES, and ARC4- Asymmetric algorithms: RSA and DSA.• Other support features:<ul style="list-style-type: none">- TRNG (True Random Number Generator)- Hash-value generation: SHA1, SHA224, SHA256, GHASH- 128-bit unique ID.

1.2 Block Diagram

Figure 1.1 shows the block diagram of the MCU superset. Some individual devices within the group have a subset of the features.

Table 1.16 Pin functions (4 of 5)

Function	Signal	I/O	Description
ETHERC	REF50CK0	Input	50-MHz reference clock. This pin inputs reference signal for transmission/reception timing in RMII mode.
	RMII0_CRS_DV	Input	Indicates carrier detection signals and valid receive data on RMII0_RXD1 and RMII0_RXD0 in RMII mode.
	RMII0_TXD0, RMII0_TXD1	Output	2-bit transmit data in RMII mode.
	RMII0_RXD0, RMII0_RXD1	Input	2-bit receive data in RMII mode.
	RMII0_TXD_EN	Output	Output pin for data transmit enable signal in RMII mode.
	RMII0_RX_ER	Input	Indicates an error occurred during reception of data in RMII mode.
	ET0_CRS	Input	Carrier detection/data reception enable signal.
	ET0_RX_DV	Input	Indicates valid receive data on ET0_ERXD3 to ET0_ERXD0.
	ET0_EXOUT	Output	General-purpose external output pin.
	ET0_LINKSTA	Input	Input link status from the PHY-LSI.
	ET0_ETXD0 to ET0_ETXD3	Output	4 bits of MII transmit data.
	ET0_ERXD0 to ET0_ERXD3	Input	4 bits of MII receive data.
	ET0_TX_EN	Output	Transmit enable signal. Functions as signal indicating that transmit data is ready on ET_ETXD3 to ET_ETXD0.
	ET0_TX_ER	Output	Transmit error pin. Functions as signal notifying the PHY_LSI of an error during transmission.
	ET0_RX_ER	Input	Receive error pin. Functions as signal to recognize an error during reception.
	ET0_TX_CLK	Input	Transmit clock pin. This pin inputs reference signal for output timing from ET0_TX_EN, ET0_ETXD3 to ET0_ETXD0, and ET0_TX_ER.
	ET0_RX_CLK	Input	Receive clock pin. This pin inputs reference signal for input timing to ET0_RX_DV, ET0_ERXD3 to ET0_ERXD0, and ET0_RX_ER.
	ET0_COL	Input	Input collision detection signal.
	ET0_WOL	Output	Receive Magic packets.
	ET0_MDC	Output	Output reference clock signal for information transfer through ET0_MDIO.
	ET0_MDIO	I/O	Input or output bidirectional signal for exchange of management data with PHY-LSI.
SDHI	SD0CLK, SD1CLK	Output	SD clock output pins.
	SD0CMD, SD1CMD	I/O	Command output pin and response input signal pins.
	SD0DAT0 to SD0DAT7, SD1DAT0 to SD1DAT7	I/O	SD and MMC data bus pins.
	SD0CD, SD1CD	Input	SD card detection pins.
	SD0WP, SD1WP	Input	SD write-protect signals.
Analog power supply	AVCC0	Input	Analog voltage supply pin. This is used as the analog power supply for the respective modules. Supply this pin with the same voltage as the VCC pin.
	AVSS0	Input	Analog ground pin. This is used as the analog ground for the respective modules. Supply this pin with the same voltage as the VSS pin.
	VREFH0	Input	Analog reference voltage supply pin for the ADC12 (unit 0). Connect this pin to VCC when not using the ADC12 (unit 0) and sample-and-hold circuit for AN000 to AN002.
	VREFL0	Input	Analog reference ground pin for the ADC12. Connect this pin to VSS when not using the ADC12 (unit 0) and sample-and-hold circuit for AN000 to AN002.
	VREFH	Input	Analog reference voltage supply pin for the ADC12 (unit 1) and D/A Converter. Connect this pin to VCC when not using the ADC12 (unit 1), sample-and-hold circuit for AN100 to AN102, and D/A Converter.
	VREFL	Input	Analog reference ground pin for the ADC12 and D/A Converter. Connect this pin to VSS when not using the ADC12 (unit 1), sample-and-hold circuit for AN100 to AN102, and D/A Converter.




Figure 1.4 Pin assignment for 176-pin LQFP (top view)

- Note 4. All input pins except for the peripheral function pins already described in the table.
- Note 5. P205, P206, P400, P401, P407 to P415, P511, P512, P708 to P713, PB01 (total 22 pins).
- Note 6. All input pins except for the ports already described in the table.
- Note 7. When VCC is less than 2.7 V, the input voltage of 5V-tolerant ports should be less than 3.6 V, otherwise breakdown may occur because 5V-tolerant ports are electrically controlled so as not to violate the break down voltage.

2.2.3 I/O I_{OH} , I_{OL}

Table 2.5 I/O I_{OH} , I_{OL}

Item			Symbol	Min	Typ	Max	Unit	
Permissible output current (average value per pin)	Ports P008 to P010, P201	-	I_{OH}	-	--	-2.0	mA	
			I_{OL}	-	-	2.0	mA	
	Ports P014, P015	-	I_{OH}	-	-	-4.0	mA	
			I_{OL}	-	-	4.0	mA	
	Ports P205, P206, P407 to P415, P602, P708 to P713, PB01 (total 19 pins)	Low drive* ¹	I_{OH}	-	-	-2.0	mA	
			I_{OL}	-	-	2.0	mA	
		Middle drive* ²	I_{OH}	-	-	-4.0	mA	
			I_{OL}	-	-	4.0	mA	
		High drive* ³	I_{OH}	-	-	-20	mA	
			I_{OL}	-	-	20	mA	
	Other output pins* ⁴	Low drive* ¹	I_{OH}	-	-	-2.0	mA	
			I_{OL}	-	-	2.0	mA	
		Middle drive* ²	I_{OH}	-	-	-4.0	mA	
			I_{OL}	-	-	4.0	mA	
		High drive* ³	I_{OH}	-	-	-16	mA	
			I_{OL}	-	-	16	mA	
Permissible output current (max value per pin)	Ports P008 to P010, P201	-	I_{OH}	-	-	-4.0	mA	
			I_{OL}	-	-	4.0	mA	
	Ports P014, P015	-	I_{OH}	-	-	-8.0	mA	
			I_{OL}	-	-	8.0	mA	
	Ports P205, P206, P407 to P415, P602, P708 to P713, PB01 (total 19 pins)	Low drive* ¹	I_{OH}	-	-	-4.0	mA	
			I_{OL}	-	-	4.0	mA	
		Middle drive* ²	I_{OH}	-	-	-8.0	mA	
			I_{OL}	-	-	8.0	mA	
		High drive* ³	I_{OH}	-	-	-40	mA	
			I_{OL}	-	-	40	mA	
	Other output pins* ⁴	Low drive* ¹	I_{OH}	-	-	-4.0	mA	
			I_{OL}	-	-	4.0	mA	
		Middle drive* ²	I_{OH}	-	-	-8.0	mA	
			I_{OL}	-	-	8.0	mA	
		High drive* ³	I_{OH}	-	-	-32	mA	
			I_{OL}	-	-	32	mA	
Permissible output current (max value total pins)	Maximum of all output pins			$\Sigma I_{OH} \text{ (max)}$	-	-80	mA	
				$\Sigma I_{OL} \text{ (max)}$	-	-80	mA	

Caution: To protect the reliability of the MCU, the output current values should not exceed the values in this table. The average output current indicates the average value of current measured during 100 μ s.

- Note 1. This is the value when low driving ability is selected in the port drive capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.
- Note 2. This is the value when middle driving ability is selected in the port drive capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.
- Note 3. This is the value when high driving ability is selected in the port drive capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.

Note 4. Except for P000 to P007, P200, which are input ports.

2.2.4 I/O V_{OH} , V_{OL} , and Other Characteristics

Table 2.6 I/O V_{OH} , V_{OL} , and other characteristics

Item		Symbol	Min	Typ	Max	Unit	Test conditions	
Output voltage	IIC	V_{OL}	-	-	0.4	V	$I_{OL} = 3.0 \text{ mA}$	
		V_{OL}	-	-	0.6		$I_{OL} = 6.0 \text{ mA}$	
	IIC*1	V_{OL}	-	-	0.4		$I_{OL} = 15.0 \text{ mA}$ (ICFER.FMPE = 1)	
		V_{OL}	-	0.4	-		$I_{OL} = 20.0 \text{ mA}$ (ICFER.FMPE = 1)	
	ETHERC	V_{OH}	VCC - 0.5	-	-		$I_{OH} = -1.0 \text{ mA}$	
		V_{OL}	-	-	0.4		$I_{OL} = 1.0 \text{ mA}$	
	Ports P205, P206, P407 to P415, P602, P708 to P713, PB01 (total 19 pins)*2	V_{OH}	VCC - 1.0	-	-		$I_{OH} = -20 \text{ mA}$ VCC = 3.3 V	
		V_{OL}	-	-	1.0		$I_{OL} = 20 \text{ mA}$ VCC = 3.3 V	
	Other output pins	V_{OH}	VCC - 0.5	-	-		$I_{OH} = -1.0 \text{ mA}$	
		V_{OL}	-	-	0.5		$I_{OL} = 1.0 \text{ mA}$	
Input leakage current	RES	$ I_{inl} $	-	-	5.0	μA	$V_{in} = 0 \text{ V}$ $V_{in} = 5.5 \text{ V}$	
			-	-	1.0		$V_{in} = 0 \text{ V}$ $V_{in} = \text{VCC}$	
	Ports P000 to P002, P004 to P006, P200		-	-	45.0		$V_{in} = 0 \text{ V}$ $V_{in} = \text{VCC}$	
			-	-	1.0		$V_{in} = 0 \text{ V}$ $V_{in} = \text{VCC}$	
	Ports P003, P007	Before initialization	$ I_{TSIL} $	-	-	μA	$V_{in} = 0 \text{ V}$ $V_{in} = 5.5 \text{ V}$	
		After initialization		-	-		$V_{in} = 0 \text{ V}$ $V_{in} = \text{VCC}$	
Three-state leakage current (off state)	5V-tolerant ports		$ I_{TSIL} $	-	-	μA	$V_{in} = 0 \text{ V}$ $V_{in} = 5.5 \text{ V}$	
	Other ports (except for ports P000 to P007, P200)			-	-		$V_{in} = 0 \text{ V}$ $V_{in} = \text{VCC}$	
Input pull-up MOS current	Ports P0 to PB (except for ports P000 to P007)	I_p	-300	-	-10	μA	VCC = 2.7 to 3.6 V $V_{in} = 0 \text{ V}$	
Input capacitance	USB_DP, USB_DM, and ports P003, P007, P014, P015, P400, P401, P511, P512	C_{in}	-	-	16	pF	$V_{bias} = 0 \text{ V}$ $V_{amp} = 20\text{mV}$ $f = 1 \text{ MHz}$ $T_a = 25^\circ\text{C}$	
	Other input pins		-	-	8			

Note 1. SCL0_A, SDA0_A (total 2 pins).

Note 2. This is the value when high driving ability is selected in the port drive capability bit in the PmnPFS register.
The selected driving ability is retained in Deep Software Standby mode.

2.2.5 Operating and Standby Current

Table 2.7 Operating and standby current (1 of 2)

Item			Symbol	Min	Typ	Max	Unit	Test conditions			
Supply current* ¹	High-speed mode	Maximum* ²		I_{CC}^{*3}	-	-	137* ²	ICLK = 120 MHz PCLKA = 120 MHz* ⁷ PCLKB = 60 MHz PCLKC = 60 MHz PCLKD = 120 MHz FCLK = 60 MHz BCLK = 120 MHz			
		CoreMark®* ⁵			-	21	-				
		Normal mode	All peripheral clocks enabled, while (1) code executing from flash* ⁴		-	34	-				
			All peripheral clocks disabled, while (1) code executing from flash* ^{5, *6}		-	14	-				
		Sleep mode* ^{5, *6}			-	12	46				
		Increase during BGO operation	Data flash P/E		-	6	-				
			Code flash P/E		-	8	-				
		Low-speed mode* ⁵			-	2.4	-	ICLK = 1 MHz			
		Subosc-speed mode* ⁵			-	2	-	ICLK = 32.768 kHz			
		Software Standby mode			-	1.8	28	-			
	Deep Software Standby mode	Power supplied to Standby SRAM and USB resume detecting unit			-	30	113	μA			
		Power not supplied to SRAM or USB resume detecting unit	Power-on reset circuit low-power function disabled		-	13	40				
			Power-on reset circuit low-power function enabled		-	6.3	34				
		Increase when the RTC and AGT are operating	When the low-speed on-chip oscillator (LOCO) is in use		-	5	-				
			When a crystal oscillator for low clock loads is in use		-	1.0	-				
			When a crystal oscillator for standard clock loads is in use		-	1.5	-				
		RTC operating while VCC is off (with the battery backup function, only the RTC and sub-clock oscillator operate)	When a crystal oscillator for low clock loads is in use		-	0.9	-	$V_{BATT} = 1.8 V$, $V_{CC} = 0 V$			
			When a crystal oscillator for standard clock loads is in use		-	1.3	-	$V_{BATT} = 3.3 V$, $V_{CC} = 0 V$			
			When a crystal oscillator for standard clock loads is in use		-	1.1	-	$V_{BATT} = 1.8 V$, $V_{CC} = 0 V$			
			When a crystal oscillator for standard clock loads is in use		-	1.8	-	$V_{BATT} = 3.3 V$, $V_{CC} = 0 V$			
Analog power supply current	During 12-bit A/D conversion			AI_{CC}	-	0.8	1.1	mA			
	During 12-bit A/D conversion with S/H amp				-	2.3	3.3	mA			
	PGA (1ch)				-	1	3	mA			
	ACMPHS (1unit)				-	100	150	μA			
	Temperature sensor				-	0.1	0.2	mA			
	During D/A conversion (per unit)	Without AMP output			-	0.1	0.2	mA			
		With AMP output			-	0.6	1.1	mA			
	Waiting for A/D, D/A conversion (all units)				-	0.9	1.6	mA			
	ADC12, DAC12 in standby modes (all units)* ⁸				-	2	8	μA			
Reference power supply current (VREFH0)	During 12-bit A/D conversion (unit 0)			AI_{REFH0}	-	70	120	μA			
	Waiting for 12-bit A/D conversion (unit 0)				-	0.07	0.5	μA			
	ADC12 in standby modes (unit 0)				-	0.07	0.5	μA			
Reference power supply current (VREFH)	During 12-bit A/D conversion (unit 1)			AI_{REFH}	-	70	120	μA			
	During D/A conversion (per unit)	Without AMP output			-	0.1	0.4	mA			
		With AMP output			-	0.1	0.4	mA			
	Waiting for 12-bit A/D (unit 1), D/A (all units) conversion				-	0.07	0.8	μA			
	ADC12 unit 1 in standby modes				-	0.07	0.8	μA			

Table 2.7 Operating and standby current (2 of 2)

Item		Symbol	Min	Typ	Max	Unit	Test conditions
USB operating current	Low speed	I _{CCUSBL}	-	3.5	6.5	mA	VCC_USB
			-	10.5	13.5	mA	VCC_USBHS = AVCC_USBHS (PHYSET.HSEB = 0)
			-	2.8	3.6	mA	VCC_USBHS = AVCC_USBHS (PHYSET.HSEB = 1)
	Full speed	I _{CCUSBFS}	-	4.0	10.0	mA	VCC_USB
			-	14	22	mA	VCC_USBHS = AVCC_USBHS (PHYSET.HSEB = 0)
			-	6.5	13.0	mA	VCC_USBHS = AVCC_USBHS (PHYSET.HSEB = 1)
	High speed	I _{CCUSBHS}	-	50	65	mA	VCC_USBHS = AVCC_USBHS
	Standby mode (direct power down)	I _{CCUSBSBY}	-	0.5	4.5	μA	VCC_USBHS = AVCC_USBHS

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOS transistors in the off state.

Note 2. Measured with clocks supplied to the peripheral functions. This does not include the BGO operation.

Note 3. ICC depends on f (ICLK) as follows. (ICLK:PCLKA:PCLKB:PCLKC:PCLKD:BCK:EBCLK = 2:2:1:1:2:1:1)

ICC Max. = $0.84 \times f + 37$ (max. operation in High-speed mode)

ICC Typ. = $0.09 \times f + 3.7$ (normal operation in High-speed mode)

ICC Typ. = $0.6 \times f + 1.8$ (Low-speed mode 1)

ICC Max. = $0.08 \times f + 37$ (Sleep mode).

Note 4. This does not include the BGO operation.

Note 5. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 6. FCLK, BCLK, PCLKA, PCLKB, PCLKC, and PCLKD are set to divided by 64 (3.75 MHz).

Note 7. When using ETHERC, GLCDC, DRW, and JPEG, PCLKA frequency is such that PCLKA = ICLK.

Note 8. When the MCU is in Software Standby mode or the MSTPCRD.MSTPD16 (ADC120 module stop bit) and MSTPCRD.MSTPD15 (ADC121 module stop bit) are in the module stop state.




Figure 2.9 Power-on reset timing




Figure 2.10 Reset input timing

2.3.4 Wakeup Timing

Table 2.16 Timing of recovery from low-power modes

Item			Symbol	Min	Typ	Max	Unit	Test conditions		
Recovery time from Software Standby mode ^{*1}	Crystal resonator connected to main clock oscillator	System clock source is main clock oscillator ^{*2}	t_{SBYMC}	-	2.4^{*9}	2.8^{*9}	ms	Figure 2.11 The division ratio of all oscillators is 1.		
		System clock source is PLL with main clock oscillator ^{*3}	t_{SBYPC}	-	2.7^{*9}	3.2^{*9}	ms			
	External clock input to main clock oscillator	System clock source is main clock oscillator ^{*4}	t_{SBYEX}	-	230^{*9}	280^{*9}	μs			
		System clock source is PLL with main clock oscillator ^{*5}	t_{SBYPE}	-	570^{*9}	700^{*9}	μs			
	System clock source is sub-clock oscillator ^{*8}		t_{SBYSC}	-	1.2^{*9}	1.3^{*9}	ms			
	System clock source is LOCO ^{*8}		t_{SBYLO}	-	1.2^{*9}	1.4^{*9}	ms			
	System clock source is HOCO clock oscillator ^{*6}		t_{SBYHO}	-	$240^{*9}, *10$	$310^{*9, *10}$	μs			
	System clock source is MOCO clock oscillator ^{*7}		t_{SBYMO}	-	220^{*9}	300^{*9}	μs			
Recovery time from Deep Software Standby mode			t_{DSBY}	-	0.65	1.0	ms	Figure 2.12		
Wait time after cancellation of Deep Software Standby mode			t_{DSBYWT}	34	-	35	t_{cyc}			
Recovery time from Software Standby mode to Snooze mode	High-speed mode when system clock source is HOCO (20 MHz)		t_{SNZ}	-	$35^{*9}, *10$	$71^{*9, *10}$	μs	Figure 2.13		
	High-speed mode when system clock source is MOCO (8 MHz)		t_{SNZ}	-	11^{*9}	14^{*9}	μs			




Figure 2.11 Software Standby mode cancellation timing





Figure 2.23 SDRAM single read timing



Note 1. Address pins are for output of the precharge-select command (Precharge-sel) for the SDRAM.

Figure 2.28 SDRAM mode register set timing




Figure 2.32 GPT32 input capture timing




Figure 2.33 GPT32 output delay skew




Figure 2.34 GPT32 output delay skew for OPS




Figure 2.35 GPT32 (PWM Delay Generation Circuit) output delay skew

2.3.11 SPI Timing

Table 2.25 SPI timing

Conditions:

For RSPCKA and RSPCKB pins, high drive output is selected with the port drive capability bit in the PmnPFS register.

For other pins, middle drive output is selected in the port drive capability bit in the PmnPFS register.

Item		Symbol	Min	Max	Unit ^{*1}	Test conditions ^{*2}
SPI	RSPCK clock cycle	Master	t_{SPcyc}	2 (PCLKA \leq 60 MHz) 4 (PCLKA > 60 MHz)	4096	Figure 2.47 $C = 30 \text{ pF}$
		Slave		4	4096	
RSPCK clock high pulse width	Master	t_{SPCKWH}	$(t_{SPcyc} - t_{SPCKR} - t_{SPCKF}) / 2 - 3$	-	ns	
		Slave	$2 \times t_{Pcyc}$	-		
RSPCK clock low pulse width	Master	t_{SPCKWL}	$(t_{SPcyc} - t_{SPCKR} - t_{SPCKF}) / 2 - 3$	-	ns	
		Slave	$2 \times t_{Pcyc}$	-		
RSPCK clock rise and fall time	Master	t_{SPCKR}, t_{SPCKf}	-	5	ns	
		Slave	-	1	μs	
Data input setup time	Master	t_{SU}	4	-	ns	Figure 2.48 to Figure 2.53 $C = 30 \text{ pF}$
	Slave		5	-		
Data input hold time	Master (PCLKA division ratio set to 1/2)	t_{HF}	0	-	ns	
	Master (PCLKA division ratio set to a value other than 1/2)	t_H	t_{Pcyc}	-		
	Slave	t_H	20	-		
SSL setup time	Master	t_{LEAD}	$N \times t_{SPcyc} - 10^{*3}$	$N \times t_{SPcyc} + 100^{*3}$	ns	
			$6 \times t_{Pcyc}$	-	ns	
SSL hold time	Master	t_{LAG}	$N \times t_{SPcyc} - 10^{*4}$	$N \times t_{SPcyc} + 100^{*4}$	ns	
			$6 \times t_{Pcyc}$	-	ns	
Data output delay	Master	t_{OD}	-	6.3	ns	
	Slave		-	20		
Data output hold time	Master	t_{OH}	0	-	ns	
	Slave		0	-		
Successive transmission delay	Master	t_{TD}	$t_{SPcyc} + 2 \times t_{Pcyc}$	$8 \times t_{SPcyc} + 2 \times t_{Pcyc}$	ns	
	Slave		$6 \times t_{Pcyc}$			
MOSI and MISO rise and fall time	Output	t_{Dr}, t_{Df}	-	5	ns	
	Input		-	1	μs	
SSL rise and fall time	Output	t_{SSLr}, t_{SSLf}	-	5	ns	
	Input		-	1	μs	
Slave access time		t_{SA}	-	$2 \times t_{Pcyc} + 28$	ns	Figure 2.52 and Figure 2.53 $C = 30 \text{ pF}$
Slave output release time		t_{REL}	-	$2 \times t_{Pcyc} + 28$		

Note 1. t_{Pcyc} : PCLKA cycle.

Table 2.27 IIC timing (1) (2 of 2)

- (1) Conditions: Middle drive output is selected in the port drive capability bit in the PrmnPFS register for the following pins: SDA0_B, SCL0_B, SDA1_A, SCL1_A, SDA1_B, SCL1_B.
- (2) The following pins do not require setting: SCL0_A, SDA0_A, SCL2, SDA2.
- (3) Use pins that have a letter appended to their names, for instance “_A” or “_B”, to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Item		Symbol	Min*1	Max	Unit	Test conditions*3
IIC (Fast mode)	SCL input cycle time	t_{SCL}	$6(12) \times t_{IICcyc} + 600$	-	ns	Figure 2.56
	SCL input high pulse width	t_{SCLH}	$3(6) \times t_{IICcyc} + 300$	-	ns	
	SCL input low pulse width	t_{SCLL}	$3(6) \times t_{IICcyc} + 300$	-	ns	
	SCL, SDA input rise time	t_{Sr}	$20 \times (\text{external pullup voltage}/5.5V)^{*2}$	300	ns	
	SCL, SDA input fall time	t_{Sf}	$20 \times (\text{external pullup voltage}/5.5V)^{*2}$	300	ns	
	SCL, SDA input spike pulse removal time	t_{SP}	0	$1(4) \times t_{IICcyc}$	ns	
	SDA input bus free time when wakeup function is disabled	t_{BUF}	$3(6) \times t_{IICcyc} + 300$	-	ns	
	SDA input bus free time when wakeup function is enabled	t_{BUF}	$3(6) \times t_{IICcyc} + 4 \times t_{Pcyc} + 300$	-	ns	
	START condition input hold time when wakeup function is disabled	t_{STAH}	$t_{IICcyc} + 300$	-	ns	
	START condition input hold time when wakeup function is enabled	t_{STAH}	$1(5) \times t_{IICcyc} + t_{Pcyc} + 300$	-	ns	
	Repeated START condition input setup time	t_{STAS}	300	-	ns	
	STOP condition input setup time	t_{STOS}	300	-	ns	
	Data input setup time	t_{SDAS}	$t_{IICcyc} + 50$	-	ns	
	Data input hold time	t_{SDAH}	0	-	ns	
	SCL, SDA capacitive load	C_b	-	400	pF	

Note: t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, t_{Pcyc} : PCLKB cycle.

Note 1. Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.

Note 2. Only supported for SCL0_A, SDA0_A, SCL2, and SDA2.

Note 3. Must use pins that have a letter (“_A”, “_B”) to indicate group membership appended to their name as groups. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.





Figure 2.58 Clock input timing

Figure 2.59 SSIE data transmit and receive timing when $SSICR.BCKP = 0$




Figure 2.75 PDC AC timing

2.3.18 GLCDC Timing

Table 2.33 GLCDC timing

Conditions:

LCD_CLK: High drive output is selected in the port drive capability bit in the PmnPFS register.

LCD_DATA: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Item	Symbol	Min	Typ	Max	Unit	Test conditions
LCD_EXTCLK input clock frequency	t_{Ecyc}	-	-	60*1	MHz	Figure 2.76
LCD_EXTCLK input clock low pulse width	t_{WL}	0.45	-	0.55	t_{Ecyc}	
LCD_EXTCLK input clock high pulse width	t_{WH}	0.45	-	0.55		
LCD_CLK output clock frequency	t_{Lcyc}	-	-	60*1	MHz	Figure 2.77
LCD_CLK output clock low pulse width	t_{LOL}	0.4	-	0.6	t_{Lcyc}	Figure 2.77
LCD_CLK output clock high pulse width	t_{LOH}	0.4	-	0.6	t_{Lcyc}	Figure 2.77
LCD data output delay timing	t_{DD}	-3.5	-	4	ns	Figure 2.78
_A or _B combinations*2				5.5		
_A and _B combinations*3						

Note 1. Parallel RGB888, 666,565: Maximum 54 MHz

Serial RGB888: Maximum 60 MHz (4x speed)

Note 2. Use pins that have a letter appended to their names, for instance, “_A” or “_B”, to indicate

Note 3. Pins of group “_A” and “_B” combinations are used.




Figure 2.76 LCD_EXTCLK clock input timing




Figure 2.99 Boundary scan TCK timing




Figure 2.100 Boundary scan input/output timing




Figure 2.101 Boundary scan circuit startup timing

2.16 Joint European Test Action Group (JTAG)

Table 2.56 JTAG

Item	Symbol	Min	Typ	Max	Unit	Test conditions
TCK clock cycle time	t_{TCKcyc}	40	-	-	ns	Figure 2.99
TCK clock high pulse width	t_{TCKH}	15	-	-	ns	
TCK clock low pulse width	t_{TCKL}	15	-	-	ns	
TCK clock rise time	t_{TCKr}	-	-	5	ns	
TCK clock fall time	t_{TCKf}	-	-	5	ns	

**SALES OFFICES****Renesas Electronics Corporation**<http://www.renesas.com>

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc.

2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.

Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3

Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.

Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany

Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China

Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333

Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan

Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949

Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia

Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.

No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India

Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd.

12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea

Tel: +82-2-558-3737, Fax: +82-2-558-5141