
# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	LVD, PWM, WDT
Number of I/O	22
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b; D/A 2x6b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	24-VFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mke04z8vfk4r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





### 1 Ordering parts

#### 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **freescale.com** and perform a part number search for the following device numbers: KE04Z.

## 2 Part identification

### 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 2.2 Format

Part numbers for this device have the following format:

Q KE## A FFF R T PP CC N

#### 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
KE##	Kinetis family	• KE04
A	Key attribute	• Z = M0+ core
FFF	Program flash memory size	• 8 = 8 KB
R	Silicon revision	<ul> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	• TG = 16 TSSOP (4.5 mm x 5 mm)

Table continues on the next page...



General

circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	6.0	V
I <sub>DD</sub>	Maximum current into V <sub>DD</sub>	—	120	mA
V <sub>IN</sub>	Input voltage except true open drain pins	-0.3	V <sub>DD</sub> + 0.3 <sup>1</sup>	V
	Input voltage of true open drain pins	-0.3	6	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V <sub>DDA</sub>	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

Table 2. Voltage and current operating ratings

1. Maximum rating of  $V_{\text{DD}}$  also applies to  $V_{\text{IN}}.$ 

# 5 General

### 5.1 Nonswitching electrical specifications

#### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Symbol	С		Descriptions	Min	Typical <sup>1</sup>	Max	Unit	
—	_	(	Dperating voltage	—	2.7	—	5.5	V
V <sub>OH</sub>	Р	Output	All I/O pins, except PTA2	5 V, $I_{load} = -5 \text{ mA}$	V <sub>DD</sub> – 0.8	—	_	V
	С	high voltage	and PTA3, standard- drive strength	3 V, $I_{load} = -2.5 \text{ mA}$	V <sub>DD</sub> – 0.8	—	—	V
	Р	· ···g···ca···c a····c p····c,	5 V, $I_{load} = -20 \text{ mA}$	$V_{DD} - 0.8$	—	—	V	
	С		high-drive strength <sup>2</sup>	h-drive strength <sup>2</sup> 3 V, $I_{load} = -10 \text{ mA}$		—	—	V
I <sub>OHT</sub>	D	Output	Max total I <sub>OH</sub> for all ports	5 V	—	—	-100	mA
		high current		3 V	_	—	-60	
V <sub>OL</sub>	Р	Output	All I/O pins, standard-	5 V, I <sub>load</sub> = 5 mA	—	—	0.8	V
	С	low voltage	drive strength	3 V, I <sub>load</sub> = 2.5 mA	_	—	0.8	V
	Р	Venage	High current drive pins,	5 V, I <sub>load</sub> =20 mA	_	—	0.8	V
	С	]	high-drive strength <sup>2</sup>	3 V, I <sub>load</sub> = 10 mA	—	—	0.8	V

Table 3. DC characteristics

Table continues on the next page...



Symbol	Symbol C		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
I <sub>OLT</sub>	D	Output	Max total $I_{OL}$ for all ports	5 V	—	—	100	mA
		low current		3 V	—	—	60	
V <sub>IH</sub>	Р	Input	All digital inputs	4.5≤V <sub>DD</sub> <5.5 V	$0.65 \times V_{DD}$	—	_	V
		high voltage		2.7≤V <sub>DD</sub> <4.5 V	$0.70 \times V_{DD}$	—	—	
V <sub>IL</sub>	Р	Input low voltage	All digital inputs	4.5≤V <sub>DD</sub> <5.5 V	—	—	$0.35 \times V_{DD}$	V
				2.7≤V <sub>DD</sub> <4.5 V	_	—	$0.30 \times V_{DD}$	
V <sub>hys</sub>	С	Input hysteresi s	All digital inputs	digital inputs — 0.06 ×		_	_	mV
ll <sub>in</sub> l	Р	Input leakage current	Per pin (pins in high impedance input mode)	$V_{IN} = V_{DD} \text{ or } V_{SS}$ — 0		0.1	1	μA
II <sub>INTOT</sub> I	С	Total leakage combine d for all port pins	Pins in high impedance input mode			_	2	μΑ
R <sub>PU</sub>	P Pullup All digital inputs, wher resistors enabled (all I/O pins other than PTA2 and		All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	—	50.0	kΩ
R <sub>PU</sub> <sup>3</sup>	Р	Pullup resistors	PTA2 and PTA3 pins		30.0	—	60.0	kΩ
I <sub>IC</sub>	D	DC	Single pin limit	$V_{\rm IN} < V_{\rm SS}, V_{\rm IN} >$	-2	—	2	mA
		injection current <sup>4,</sup> 5, 6	Total MCU limit, includes sum of all stressed pins	V <sub>DD</sub>	-5	-	25	
CIn	С	Input	capacitance, all pins	—	—	—	7	pF
V <sub>RAM</sub>	С	RA	M retention voltage	_	2.0		_	V

1. Typical values are measured at 25 °C. Characterized, not tested.

- 2. Only PTB5, PTC1 and PTC5 support high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>. PTA2 and PTA3 are true open drain I/O pins that are internally clamped to V<sub>SS</sub>.
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.
- 6. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is higher than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure that external V<sub>DD</sub> load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).



Nonswitching electrical specifications




Figure 1. Typical V<sub>DD</sub>-V<sub>OH</sub> Vs. I<sub>OH</sub> (standard drive strength) (V<sub>DD</sub> = 5 V)




Figure 2. Typical V<sub>DD</sub>-V<sub>OH</sub> Vs.  $I_{OH}$  (standard drive strength) (V<sub>DD</sub> = 3 V)




Figure 3. Typical  $V_{DD}$ - $V_{OH}$  Vs. I<sub>OH</sub> (high drive strength) ( $V_{DD}$  = 5 V)




Figure 4. Typical  $V_{DD}$ - $V_{OH}$  Vs. I<sub>OH</sub> (high drive strength) ( $V_{DD}$  = 3 V)




Figure 5. Typical V<sub>OL</sub> Vs. I<sub>OL</sub> (standard drive strength) (V<sub>DD</sub> = 5 V)




Figure 6. Typical V<sub>OL</sub> Vs. I<sub>OL</sub> (standard drive strength) (V<sub>DD</sub> = 3 V)




Figure 7. Typical V<sub>OL</sub> Vs. I<sub>OL</sub> (high drive strength) (V<sub>DD</sub> = 5 V)




Figure 8. Typical  $V_{OL}$  Vs.  $I_{OL}$  (high drive strength) ( $V_{DD}$  = 3 V)



#### 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

С	Parameter	Symbol	Core/Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit	Temp
С	Run supply current FEI	RI <sub>DD</sub>	48/24 MHz	5	10.1	—	mA	-40 to 105 °C
С	mode, all modules clocks enabled; run from flash		24/24 MHz		7.1	_		
С			12/12 MHz		4.4			
С			1/1 MHz		2.1			
С			48/24 MHz	3	9.9	_		
С			24/24 MHz		6.9			
С			12/12 MHz		4.2	—		
			1/1 MHz		1.9			
С	Run supply current FEI	RI <sub>DD</sub>	48/24 MHz	5	7.4	_	mA	-40 to 105 °C
С	mode, all modules clocks disabled and gated; run		24/24 MHz		5.2			
С	from flash		12/12 MHz		3.5	_		
С			1/1 MHz		2	_		
С			48/24 MHz	3	7.2	—		
С			24/24 MHz		5	_		
С			12/12 MHz		3.3	_		
С			1/1 MHz		1.8			
С	Run supply current FBE	RI <sub>DD</sub>	48/24 MHz	5	13.2	_	mA	-40 to 105 °C
Р	mode, all modules clocks enabled; run from RAM		24/24 MHz		9.1	9.5		
С			12/12 MHz		5.1	—		
С			1/1 MHz		1.8			
С			48/24 MHz	3	13	_		
Р			24/24 MHz		9	9.4		
С			12/12 MHz		5			
С			1/1 MHz		1.7	_		
С	Run supply current FBE	RI <sub>DD</sub>	48/24 MHz	5	10.6		mA	-40 to 105 °C
Р	mode, all modules clocks disabled and gated; run		24/24 MHz		7.6	7.8		
С	from RAM		12/12 MHz		4.3	_		
С			1/1 MHz		1.7	_		
С			48/24 MHz	3	10.5			
Р			24/24 MHz		7.5	7.7		
С			12/12 MHz		4.2			
			1/1 MHz		1.6			

Table 5. Supply current characteristics

Table continues on the next page...



С	Parameter	Symbol	Core/Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit	Temp
С	Wait mode current FEI	WI <sub>DD</sub>	48/24 MHz	5	7.2	_	mA	-40 to 105 °C
Р	mode, all modules clocks enabled		24/24 MHz		6.3	6.5		
С	enabled		12/12 MHz		3.6			
С			1/1 MHz		1.9			
С			48/24 MHz	3	7.1			
Р			24/24 MHz		6.2	6.4		
С			12/12 MHz		3.5			
С			1/1 MHz		1.8	—		
Р	Stop mode supply current	SI <sub>DD</sub>	_	5	2	40	μA	-40 to 105 °C
Р	no clocks active (except 1 kHz LPO clock) <sup>3</sup>		—	3	1.9	39		-40 to 105 °C
С	ADC adder to Stop	_	_	5	86		μA	-40 to 105 °C
С	ADLPC = 1			3	82			
	ADLSMP = 1							
	ADCO = 1							
	MODE = 10B							
	ADICLK = 11B							
С	ACMP adder to Stop			5	12		μA	-40 to 105 °C
С				3	12		1	
С	LVD adder to Stop <sup>4</sup>			5	130		μA	-40 to 105 °C
С				3	125	—		

Table 5. Supply current characteristics (continued)

1. Data in Typical column was characterized at 5.0 V, 25  $^\circ C$  or is typical recommended value.

2. The Max current is observed at high temperature of 105 °C.

3. RTC adder cause <1 µA I<sub>DD</sub> increase typically, RTC clock source is 1 kHz LPO clock.

4. LVD is periodically woken up from Stop by 5% duty cycle. The period is equal to or less than 2 ms.

#### 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following Freescale applications notes, available on **freescale.com** for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers



С	Function	Symbol	Min	Мах	Unit
D	External clock high time	t <sub>clkh</sub>	1.5	—	t <sub>cyc</sub>
D	External clock low time	t <sub>clkl</sub>	1.5		t <sub>cyc</sub>
D	D Input capture pulse width		1.5		t <sub>cyc</sub>

Table 8. FTM input timing (continued)




Figure 11. Timer external clock




Figure 12. Timer input capture pulse

### 5.3 Thermal specifications

#### 5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

mermal specifications

Board type Symbol Description 24 QFN **20 SOIC** Unit 16 Notes TSSOP Single-layer (1S) °C/W 1, 2  $R_{\theta JA}$ Thermal resistance, junction to 110 88 130 ambient (natural convection) °C/W 1, 3 Four-layer (2s2p)  $R_{\theta,JA}$ Thermal resistance, junction to 42 61 87 ambient (natural convection) Single-layer (1S)  $R_{\theta JMA}$ Thermal resistance, junction to 92 74 109 °C/W 1, 3 ambient (200 ft./min. air speed) Four-layer (2s2p) Thermal resistance, junction to 36 55 80 °C/W 1.3 R<sub>0JMA</sub> ambient (200 ft./min. air speed)  $R_{\theta JB}$ Thermal resistance, junction to 18 34 48 °C/W 4 board °C/W 5 R<sub>0.IC</sub> Thermal resistance, junction to 3.7 37 33 case Ψ.ιτ °C/W Thermal characterization 10 20 10 6 parameter, junction to package top outside center (natural convection)

#### Table 9. Thermal attributes

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:

 $T_J = T_A + (P_D \times \theta_{JA})$ 

Where:

 $T_A$  = Ambient temperature, °C

 $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$ , Watts - chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins - user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_I$  (if  $P_{I/O}$  is neglected) is:

 $P_D = K \div (T_J + 273 \ ^\circ C)$ 

Solving the equations above for K gives:






Figure 14. Serial wire data timing

### 6.2 External oscillator (OSC) and ICS characteristics

#### Table 11. OSC and ICS specifications (temperature range = -40 to 105 °C ambient)

Num	С	C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Crystal or	Low range (RANGE = 0)	f <sub>lo</sub>	31.25	32.768	39.0625	kHz
	С	resonator frequency	High range (RANGE = 1)	f <sub>hi</sub>	4	_	24	MHz
2	D	Lo	bad capacitors	C1, C2		See Note <sup>2</sup>		
3	D	Feedback resistor	Low Frequency, Low-Power Mode <sup>3</sup>	R <sub>F</sub>	—	—	_	MΩ
			Low Frequency, High-Gain Mode		_	10	_	MΩ
			High Frequency, Low- Power Mode		_	1	_	MΩ
			High Frequency, High-Gain Mode		_	1	_	MΩ
4	D	Series resistor -	Low-Power Mode <sup>3</sup>	R <sub>S</sub>	_	0	_	kΩ
	Low Frequency		High-Gain Mode		_	200	—	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode <sup>3</sup>	R <sub>S</sub>	_	0	_	kΩ

Table continues on the next page...



Table 11.	OSC and ICS specifications (temperature range = -40 to 105 °C ambient)
	(continued)

Num	С	С	haracteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
	D	Series resistor -	4 MHz		_	0	—	kΩ
	D	High Frequency,	8 MHz		_	0	_	kΩ
	D	High-Gain Mode	16 MHz		_	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t <sub>CSTL</sub>	_	1000	_	ms
	С	time low range = 32.768 kHz	Low range, high gain		_	800	_	ms
	С	crystal; High	High range, low power	t <sub>CSTH</sub>	_	3		ms
	С	range = 20 MHz crystal <sup>4,5</sup>	High range, high gain		—	1.5		ms
7	Т	Internal re	eference start-up time	t <sub>IRST</sub>	_	20	50	μs
8	Р	Internal reference clock (IRC) frequency trim range		f <sub>int_t</sub>	31.25	—	39.0625	kHz
9	Р	Internal reference clock frequency, factory trimmed <sup>,</sup>	$T = 25 \ ^{\circ}C, V_{DD} = 5 \ V$	f <sub>int_ft</sub>	_	37.5	_	kHz
10	Р	DCO output frequency range	FLL reference = fint_t, flo, or fhi/RDIV	f <sub>dco</sub>	40	—	50	MHz
11	Ρ	Factory trimmed internal oscillator accuracy	T = 25 °C, V <sub>DD</sub> = 5 V	∆f <sub>int_ft</sub>	-0.5	_	0.5	%
12	С	Deviation of IRC over	Over temperature range from -40 °C to 105°C	$\Delta f_{int_t}$	-1.2	_	1	%
		temperature when trimmed at T = 25 °C, $V_{DD} = 5 V$	Over temperature range from 0 °C to 105°C	∆f <sub>int_t</sub>	-0.5	-	1	_
13	С	Frequency accuracy of	Over temperature range from -40 °C to 105°C	$\Delta f_{dco_{ft}}$	-1.7	—	1.5	%
		DCO output using factory trim value	Over temperature range from 0 °C to 105°C	$\Delta f_{dco_{ft}}$	-1	-	1.5	
14	С	FLL a	acquisition time <sup>4,6</sup>	t <sub>Acquire</sub>	_	_	2	ms
15	С	Long term jit (averaged	C <sub>Jitter</sub>	—	0.02	0.2	%f <sub>dco</sub>	

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

- 2. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 4. This parameter is characterized and not tested on each device.
- 5. Proper PC board layout procedures must be followed to achieve specifications.
- This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



rempheral operating requirements and behaviors




Figure 15. Typical crystal or resonator circuit

### 6.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash memories.

С	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	Supply voltage for program/erase –40 °C to 105 °C	V <sub>prog/erase</sub>	2.7	—	5.5	V
D	Supply voltage for read operation	V <sub>Read</sub>	2.7	—	5.5	V
D	NVM Bus frequency	f <sub>NVMBUS</sub>	1	—	24	MHz
D	NVM Operating frequency	f <sub>NVMOP</sub>	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t <sub>VFYALL</sub>	_	—	2605	t <sub>cyc</sub>
D	Erase Verify Flash Block	t <sub>RD1BLK</sub>	_	_	2579	t <sub>cyc</sub>
D	Erase Verify Flash Section	t <sub>RD1SEC</sub>	_	_	485	t <sub>cyc</sub>
D	Read Once	t <sub>RDONCE</sub>	_	_	464	t <sub>cyc</sub>
D	Program Flash (2 word)	t <sub>PGM2</sub>	0.12	0.13	0.31	ms
D	Program Flash (4 word)	t <sub>PGM4</sub>	0.21	0.21	0.49	ms
D	Program Once	t <sub>PGMONCE</sub>	0.20	0.21	0.21	ms
D	Erase All Blocks	t <sub>ERSALL</sub>	95.42	100.18	100.30	ms
D	Erase Flash Block	t <sub>ERSBLK</sub>	95.42	100.18	100.30	ms
D	Erase Flash Sector	t <sub>ERSPG</sub>	19.10	20.05	20.09	ms
D	Unsecure Flash	tUNSECU	95.42	100.19	100.31	ms
D	Verify Backdoor Access Key	t <sub>VFYKEY</sub>	_	—	482	t <sub>cyc</sub>
D	Set User Margin Level	t <sub>MLOADU</sub>	_		415	t <sub>cyc</sub>
С	FLASH Program/erase endurance $T_L$ to $T_H = -40$ °C to 105 °C	N <sub>FLPE</sub>	10 k	100 k	_	Cycles

Table 12. Flash characteristics

Table continues on the next page ...



rempheral operating requirements and behaviors




Figure 16. ADC input impedance equivalency diagram

Characteristic	Conditions	С	Symbol	Min	Typ <sup>1</sup>	Max	Unit
Supply current		Т	I <sub>DDA</sub>	_	133	—	μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	218	—	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	327	—	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I <sub>DDA</sub>	-	0.011	1	μA
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f <sub>ADACK</sub>	2	3.3	5	MHz

Table continues on the next page...



Characteristic	Conditions	С	Symbol	Min	Typ <sup>1</sup>	Мах	Unit
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t <sub>ADC</sub>	_	20		ADCK cycles
time)	Long sample (ADLSMP = 1)			_	40	—	
Sample time	Short sample (ADLSMP = 0)	Т	t <sub>ADS</sub>	_	3.5		ADCK cycles
	Long sample (ADLSMP = 1)			_	23.5	_	
Total unadjusted	12-bit mode	Т	E <sub>TUE</sub>	—	±3.0	—	LSB <sup>3</sup>
Error <sup>2</sup>	10-bit mode	С		_	±1.0	±2.0	
	8-bit mode	Т		_	±0.8	_	
Differential Non-	12-bit mode	Т	DNL	_	±1.2	_	LSB <sup>3</sup>
Liniarity	10-bit mode <sup>4</sup>	С		_	±0.3	±1.0	
	8-bit mode <sup>4</sup>	Т		_	±0.15	_	
Integral Non-Linearity	12-bit mode	Т	INL		±1.2	_	LSB <sup>3</sup>
	10-bit mode	С		_	±0.3	±1.0	
	8-bit mode	Т		_	±0.15	_	
Zero-scale error <sup>5</sup>	12-bit mode	Т	E <sub>ZS</sub>	_	±1.2	_	LSB <sup>3</sup>
	10-bit mode	С			±0.15	±1.0	]
	8-bit mode	Т		_	±0.3	_	
Full-scale error <sup>6</sup>	12-bit mode	Т	E <sub>FS</sub>	_	±1.8	_	LSB <sup>3</sup>
	10-bit mode	С		_	±0.7	±1.0	
	8-bit mode	Т			±0.5	_	
Quantization error	≤12 bit modes	D	Eq	_	_	±0.5	LSB <sup>3</sup>
Input leakage error <sup>7</sup>	all modes	D	E <sub>IL</sub>		I <sub>In</sub> * R <sub>AS</sub>		mV
Temp sensor slope	-40 °C–25 °C	D	m	—	3.266	—	mV/°C
	25 °C–125 °C			—	3.638	—	1
Temp sensor voltage	25 °C	D	V <sub>TEMP25</sub>	_	1.396	_	V

#### Table 14. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

1. Typical values assume  $V_{DDA}$  = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub>=2.5 MHz under FBE mode and alternate clock source (ALTCLK) is selected as ADC clock.

2. Includes quantization

- 3. 1 LSB = (V<sub>REFH</sub> V<sub>REFL</sub>)/2<sup>N</sup>
- 4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5.  $V_{ADIN} = V_{SSA}$
- 6.  $V_{ADIN} = V_{DDA}$
- 7. I<sub>In</sub> = leakage current (refer to DC characteristics)



#### rempheral operating requirements and behaviors

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	0	f <sub>Bus</sub> /4	Hz	f <sub>Bus</sub> is the bus clock as defined in Control timing.
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>Bus</sub>	—	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1	—	t <sub>Bus</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1	—	t <sub>Bus</sub>	—
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	—	ns	—
6	t <sub>SU</sub>	Data setup time (inputs)	15	—	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	25	—	ns	—
8	t <sub>a</sub>	Slave access time	—	t <sub>Bus</sub>	ns	Time to data active from high-impedance state
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>Bus</sub>	ns	Hold time to high- impedance state
10	t <sub>v</sub>	Data valid (after SPSCK edge)		25	ns	—
11	t <sub>HO</sub>	Data hold time (outputs)	0	—	ns	—
12	t <sub>RI</sub>	Rise time input		t <sub>Bus</sub> - 25	ns	—
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	—	25	ns	-
	t <sub>FO</sub>	Fall time output				

#### Table 17. SPI slave mode timing




Figure 19. SPI slave mode timing (CPHA = 0)



#### NOTE

- PTB5, PTC1, and PTC5 pins support high-current drive output, refer to the PORT\_HDRVE register in Port Control chapter for details.
- VDD and VREFH are internally connected. Only one pin (VDD or VREFH) is available on chip.
- VSS and VREFL are internally connected. Only one pin (VSS or VREFL) is available on chip.
- PTA2 and PTA3 are true open-drain pins when operated as output

24 QFN	20 SOIC	16 TSSO P	Pin Name	Default	ALTO	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
1	_	-	PTC5	DISABLED	PTC5	KBI1_P1	FTM2_CH3	BUSOUT				
2	_	-	PTC4	DISABLED	PTC4	KBI1_P0	FTM2_CH2		PWT_IN0			
3	3	3	VDD	VDD							VDD	
3	3	3	VREFH	VDDA/ VREFH						VDDA	VREFH	
4	4	4	VREFL	VREFL							VREFL	
4	4	4	VSS	VSS/ VSSA						VSSA	VSS	
5	5	5	PTB7	EXTAL	PTB7		I2C0_SCL				EXTAL	
6	6	6	PTB6	XTAL	PTB6		I2C0_SDA				XTAL	
7	7	7	PTB5	ACMP1_OUT	PTB5	KBI1_P7	FTM2_CH5	SPI0_PCS	ACMP1_OUT			
8	8	8	PTB4	NMI_b	PTB4	KBI1_P6	FTM2_CH4	SPI0_MISO	ACMP1_IN2	NMI_b		
9	9	I	PTC3	ADC0_SE11	PTC3	KBI1_P5	FTM2_CH3				ADC0_SE11	
10	10	-	PTC2	ADC0_SE10	PTC2	KBI1_P4	FTM2_CH2				ADC0_SE10	
11	11	_	PTC1	ADC0_SE9	PTC1	KBI1_P3	FTM2_CH1				ADC0_SE9	
12	12	-	PTC0	ADC0_SE8	PTC0	KBI1_P2	FTM2_CH0				ADC0_SE8	
13	13	9	PTB3	ADC0_SE7	PTB3	KBI0_P7	SPI0_MOSI	FTM0_CH1			ADC0_SE7	
14	14	10	PTB2	ADC0_SE6	PTB2	KBI0_P6	SPI0_SCK	FTM0_CH0	ACMP0_IN0		ADC0_SE6	
15	15	11	PTB1	ADC0_SE5	PTB1	KBI0_P5	UART0_TX	SPI0_MISO	TCLK2		ADC0_SE5	
16	16	12	PTB0	ADC0_SE4	PTB0	KBI0_P4	UART0_RX	SPI0_PCS	PWT_IN1		ADC0_SE4	
17	-	-	PTA7	ADC0_SE3	PTA7		FTM2_FLT2	SPI0_MOSI	ACMP1_IN1		ADC0_SE3	
18	-	-	PTA6	ADC0_SE2	PTA6		FTM2_FLT1	SPI0_SCK	ACMP1_IN0		ADC0_SE2	
19	17	13	PTA3	DISABLED	PTA3	KBI0_P3	UART0_TX	I2C0_SCL				
20	18	14	PTA2	DISABLED	PTA2	KBI0_P2	UART0_RX	I2C0_SDA				
21	19	15	PTA1	ADC0_SE1	PTA1	KBI0_P1	FTM0_CH1		ACMP0_IN1		ADC0_SE1	
22	20	16	PTA0	SWD_CLK	PTA0	KBI0_P0	FTM0_CH0	RTCO	ACMP0_IN2	ADC0_SE0	SWD_CLK	
23	1	1	PTA5	RESET_b	PTA5	IRQ	TCLK1				RESET_b	
24	2	2	PTA4	SWD_DIO	PTA4				ACMP0_OUT		SWD_DIO	






Figure 23. 16-pin TSSOP package

# 9 Revision history

The following table provides a revision history for this document.

 Table 18.
 Revision history

Rev. No.	Date	Substantial Changes
3	3/2014	Initial public release



#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex-M0+ are the registered trademarks of ARM Limited.

©2013-2014 Freescale Semiconductor, Inc.

Document Number MKE04P24M48SF0 Revision 3, 3/2014



