



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	LINbus, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	16
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	496 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 6x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f563hpf-g-sne2



## 1. Product Line-up

### • MB95560H Series

Part number								
, are manipor	MB95F562H	MB95F563H	MB95F564H	MB95F562K	MB95F563K	MB95F564K		
Parameter	1112001 00211	IIIBooi oooii	1112001 00411	IIIBOOI GOZIK	IIIBoor coort	MB001 004IX		
Туре		Flash memory product						
Clock			i lasti illetti	iory product				
	lt cunanicae th	e main clock os	cillation					
counter	it supervises tri	e main clock os	omation.					
Flash memory			1	1				
capacity	8 Kbyte	8 Kbyte						
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes		
Power-on reset	240 Dytes	430 Dytes		es	430 Dytes	430 Dytes		
Low-voltage								
detection reset		No			Yes			
Reset input		Dedicated		Color	stad through act	thuara		
Reset input	. Number of be		. 126	Selec	ted through sof	tware		
		asic instructions						
	Instruction bit		: 8 bits	L. 4				
COLLITINATIONS	Instruction leads	•	: 1 to 3					
	Data bit lengt			nd 16 bits		40 OF MILE)		
				ns (machine clo				
	Interrupt prod		: 0.6 µs	(machine clock		5.25 MHZ)		
	I/O ports (Ma	•		I/O ports (Ma				
nurnaca I/( )	CMOS I/O	: 15		• CMOS I/O	: 15			
•	N-ch open dr	ain: 1		N-ch open dr				
Time-base timer			s (external clock	trequency = 4	MHz)			
	<ul> <li>Reset general</li> </ul>							
software			MHz: 105 ms (I					
watchdog timer				e clock of the h	ardware watcho	log timer.		
		to replace 3 byt						
				oe selected by a	dedicated reloa	ad timer.		
		uplex double bu						
LIN-UART	<ul> <li>Both clock synchronous serial data transfer and clock asynchronous serial data transfer are</li> </ul>							
	enabled.							
		tion can be use	d as a LIN mast	ter or a LIN slav	e.			
	6 channels							
		esolution can be	e selected.					
	2 channels							
				er × 2 channels"				
8/16-bit	<ul> <li>It has the following</li> </ul>	owing functions:	interval timer fu	ınction, PWC fu	nction, PWM fui	nction and input		
composite timer	capture function.							
	Count clock: it can be selected from internal clocks (7 types) and external clocks.							
	<ul> <li>It can output</li> </ul>	It can output square wave.						
External	6 channels							
	<ul> <li>Interrupt by e</li> </ul>	dge detection (	The rising edge	, falling edge, o	r both edges ca	n be selected.)		
interrupt	<ul> <li>Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.)</li> <li>It can be used to wake up the device from the standby mode.</li> </ul>							
On chin dahua	<ul> <li>1-wire serial</li> </ul>	control		-				
On-chip debug	<ul> <li>It supports se</li> </ul>	erial writing (asy	nchronous mod	de).				



### 3. Differences Among Products And Notes On Product Selection

#### · Current consumption

When using the on-chip debug function, take account of the current consumption of Flash memory program/erase. For details of current consumption, see "Electrical Characteristics".

#### Package

For details of information on each package, see "Packages And Corresponding Products" and "Package Dimension".

#### · Operating voltage


The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "Electrical Characteristics".

#### · On-chip debug function


The on-chip debug function requires that V<sub>CC</sub>, V<sub>SS</sub> and one serial wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 21 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in "New 8FX MB95560H/570H/580H Hardware Manual".



### 4. Pin Assignment










# 7. Pin Functions (MB95570H Series, 8 pins)


Pin no.	Pin name	I/O circuit type*	Function
1	Vss	_	Power supply pin (GND)
2	Vcc	_	Power supply pin
3	С	_	Decoupling capacitor connection pin
	PF2		General-purpose I/O port
4	RST	А	Reset pin Dedicated reset pin on MB95F572H/F573H/F574H
	P04		General-purpose I/O port
_	5 INT04 AN04 EC0		External interrupt input pin
5			A/D converter analog input pin
			8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
6	AN05	D	A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
-	P06	E	General-purpose I/O port High-current pin
/	7 INT06		External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
8	EC0	F	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

<sup>\*:</sup> For the I/O circuit types, see "I/O Circuit Type".





### 14. Block Diagram (MB95560H Series)





Address	Register abbreviation	Register name	R/W	Initial value
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000в
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000в
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000в
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000в
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000в
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000в
0F89н				
to 0F91н	_	(Disabled)		
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000В
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0000000В
0F94н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000в
0F95н	T00DR	8/16-bit composite timer 00 data register	R/W	0000000в
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000в
0F97н	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0000000в
0F98н	T10CR0	8/16-bit composite timer 10 status control register 0		0000000в
0F99н	T11DR	8/16-bit composite timer 11 data register		0000000в
0F9Ан	T10DR	8/16-bit composite timer 10 data register		0000000в
0F9Вн	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0000000в
0F9Сн to 0FBВн	_	(Disabled)	_	_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000в
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000в
0FBEн to 0FC2н	_	(Disabled)		_
0FС3н	AIDRL	A/D input disable register (lower)	R/W	0000000в
0FC4н to 0FE3н	_	(Disabled)	_	_
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	000XXXXXB
0FE5н	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXXB
0FE6н	_	(Disabled)	<b>†</b> —	_
0FE7н	CRTDA	Main CR clock temperature dependent adjustment register	R/W	000XXXXXB
0FE8н	SYSC	System configuration register	R/W	11000011в
0FЕ9н	CMCR	Clock monitoring control register	R/W	00000000в
0FEAн	CMDR	Clock monitoring data register	R	00000000в



Address	Register abbreviation	Register name	R/W	Initial value
0050н	SCR	LIN-UART serial control register	R/W	0000000в
0051н	SMR	LIN-UART serial mode register	R/W	0000000в
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR	LIN-UART receive data register	R/W	0000000в
0055н	TDR	LIN-UART transmit data register	R/W	0000000в
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н		-		
to	_	(Disabled)	<b> </b> —	_
006Вн		, , ,		
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000
006Ен	ADDH	8/10-bit A/D converter data register (upper)	R/W	00000000в
006Fн	ADDL	8/10-bit A/D converter data register (lower)	R/W	0000000В
0070н	_	(Disabled)	_	_
0071н	FSR2	Flash memory status register 2	R/W	0000000В
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000В
0074н	FSR3	Flash memory status register 3		000XXXXXB
0075н	FSR4	Flash memory status register 4	R/W	0000000В
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	-	_
0079н	ILR0	Interrupt level setting register 0	R/W	11111111В
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	ILR2	Interrupt level setting register 2	R/W	11111111В
007Сн	_	(Disabled)	<u> </u>	_
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Disabled)	<u> </u>	_
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000в
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000в
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000в
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000в
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000в
0F85⊦	WRDR1	Wild register data setting register ch. 1	R/W	0000000в
0F86н	WRARH2	Wild register address setting register (upper) ch. 2		0000000в
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000в
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000В



# 21. Interrupt Source Table (MB95560H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interruptsources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFA⊦	FFFB⊦	L00 [1:0]	High
External interrupt ch. 5	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	<b>A</b>
External interrupt ch. 2	IRQ02	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	1.02 [1:0]	
External interrupt ch. 6	IRQUZ	ГГГОН		L02 [1:0]	
External interrupt ch. 3	IRQ03	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	1.02 [4:0]	
External interrupt ch. 7	IRQUS		ГГГЭН	L03 [1:0]	
_	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFEC⊦	FFEDH	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEA⊦	FFEB⊦	L08 [1:0]	
<del>-</del>	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]	
_	IRQ10	FFE6⊦	FFE7 <sub>H</sub>	L10 [1:0]	
	IRQ11	FFE4 <sub>H</sub>	FFE5⊦	L11 [1:0]	
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	
_	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]	
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDE <sub>H</sub>	FFDFн	L14 [1:0]	
	IRQ15	FFDC⊦	FFDD⊦	L15 [1:0]	
_	IRQ16	FFDA⊦	FFDB⊦	L16 [1:0]	
-	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 <sub>H</sub>	L18 [1:0]	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	
_	IRQ21	FFD0⊦	FFD1 <sub>H</sub>	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCEH	FFCF <sub>H</sub>	L22 [1:0]	
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low



# 22. Interrupt Source Table (MB95570H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interruptsources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFA⊦	FFFB⊦	L00 [1:0]	High
_	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	<b>A</b>
External interrupt ch. 6	IRQ02	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]	
_ _	IRQ03	FFF4 <sub>H</sub>	FFF5⊦	L03 [1:0]	
	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 <sub>H</sub>	FFF1н	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]	
<del></del>	IRQ07	FFECH	FFEDH	L07 [1:0]	
<del></del>	IRQ08	FFEAH	FFEBH	L08 [1:0]	
_	IRQ09	FFE8 <sub>H</sub>	FFE9н	L09 [1:0]	
_	IRQ10	FFE6⊦	FFE7 <sub>H</sub>	L10 [1:0]	
_	IRQ11	FFE4 <sub>H</sub>	FFE5⊦	L11 [1:0]	
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	
_	IRQ13	FFE0⊦	FFE1 <sub>H</sub>	L13 [1:0]	
_	IRQ14	FFDE⊦⊦	FFDF⊨	L14 [1:0]	
_	IRQ15	FFDC⊦	FFDD⊦	L15 [1:0]	
_	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]	
_	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 <sub>H</sub>	L18 [1:0]	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	
<del></del>	IRQ21	FFD0⊦	FFD1 <sub>H</sub>	L21 [1:0]	
_	IRQ22	FFCEH	FFCF <sub>H</sub>	L22 [1:0]	▼
Flash memory	IRQ23	FFCCH	FFCDн	L23 [1:0]	Low




# 23. Interrupt Source Table (MB95580H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interruptsources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFA⊦	FFFB⊦	L00 [1:0]	High
External interrupt ch. 5	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	<b>A</b>
External interrupt ch. 2	IRQ02	FFF6⊦	FFF7 <sub>H</sub>	L02 [1:0]	
External interrupt ch. 6	II\QUZ	TTTOH	1117H	LUZ [1.0]	
External interrupt ch. 3	IRQ03	FFF4 <sub>H</sub>	FFF5⊧	L03 [1:0]	
External interrupt ch. 7	IIIQUS	1114	I I I JH	L03 [1.0]	
_	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFECH	FFEDH	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEAH	FFEBH	L08 [1:0]	
_	IRQ09	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]	
_	IRQ10	FFE6⊦	FFE7 <sub>H</sub>	L10 [1:0]	
_	IRQ11	FFE4 <sub>H</sub>	FFE5⊦	L11 [1:0]	
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	
_	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]	
_	IRQ14	FFDE⊦	FFDF⋴	L14 [1:0]	
_	IRQ15	FFDCH	FFDDн	L15 [1:0]	
_	IRQ16	FFDA⊦	FFDB⊦	L16 [1:0]	
_	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6⊧	FFD7 <sub>H</sub>	L18 [1:0]	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	
_	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	
	IRQ22	FFCEH	FFCF <sub>H</sub>	L22 [1:0]	▼
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low



- \*2: V<sub>I</sub> and V<sub>O</sub> must not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> must not exceed the rated voltage. However, if the maximum current to/ from an input is limited by means of an external component, the I<sub>CLAMP</sub> rating is used instead of the V<sub>I</sub> rating.
- \*3: Applicable to the following pins: P00 to P07, P62 to P64, PF0, PF1, PG1, PG2 (P00, and P62 to P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K. P01, P02, P03, P07, PF0. PF1, PG1, and PG2 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.)
  - · Use under recommended operating conditions.
  - · Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - · Do not leave the HV (High Voltage) input pin unconnected.
  - · Example of a recommended circuit:



\*4: P62 and P63 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.

Do not exceed any of these ratings.




#### 24.2 Recommended Operating Conditions

(Vss = 0.0 V)

Paramotor	Parameter Symbol Value Unit Ren		Remarks				
Faranietei	Symbol	Min	Max	Oiiit	Kemarks		
		2.4*1, *2	5.5* <sup>1</sup>		In normal operation	Other than on-chip debug	
Power supply	Vcc	2.3	5.5	V	Hold condition in stop mode	mode	
voltage	VCC	2.9	5.5	]	In normal operation	On-chip debug mode	
	,	2.3	5.5		Hold condition in stop mode	On-only debug mode	
Decoupling capacitor	Cs	0.022	1	μF	*3		
Operating	TA	-40	+85	°C	Other than on-chip debug mode		
temperature	IA	+5	+35		On-chip debug mode		

- \*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.
- \*2: The minimum power supply voltage becomes 2.88 V when a product with the low-voltage detection reset is used.
- \*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



\*: Connect the DBG pin to an external pull-up resistor of 2 k $\Omega$  or above. After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released. The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.


No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.




(Vcc = 5.0 V  $\pm$  10%, Vss = 0.0 V, T<sub>A</sub> = -40 °C to +85 °C)

Danamatan	Ola a l	Din nome	O a maliki a m		Value		11	Damania		
Parameter	Symbol	Pin name	Condition	Min	Typ*1	Max*2	Unit	Remarks		
			FcH = 32 MHz	_	3.5	4.4	mA	Except during Flash memory programming and erasing		
	Icc		F <sub>MP</sub> = 16 MHz Main clock mode (divided by 2)	_	7.4	9.8	mA	During Flash memory programming and erasing		
				_	5.1	6.4	mΑ	At A/D conversion		
	Iccs	Vcc (External clock	F <sub>CH</sub> = 32 MHz F <sub>MP</sub> = 16 MHz Main sleep mode (divided by 2)	_	1.2	1.5	mA			
	IccL	operation)	`	`	F <sub>CL</sub> = 32 kHz F <sub>MPL</sub> = 16 kHz Subclock mode (divided by 2) T <sub>A</sub> = +25 °C	_	65	71	μΑ	
Power supply current*5	IccLs*6		F <sub>CL</sub> = 32 kHz F <sub>MPL</sub> = 16 kHz Subsleep mode (divided by 2) T <sub>A</sub> = +25 °C		5.4	7	μΑ	In deep standby mode		
	Ісст <sup>*6</sup>		F <sub>CL</sub> = 32 kHz Watch mode T <sub>A</sub> = +25 °C	_	4.8	6.9	μΑ	In deep standby mode		
	Іссмск	Vcc	F <sub>CRH</sub> = 4 MHz F <sub>MP</sub> = 4 MHz Main CR clock mode	_	1.1	1.4	mA			
	Iccscr	<b>V</b> CC	Sub-CR clock mode (divided by 2) T <sub>A</sub> = +25 °C	_	58	64	μΑ			
	Ісстѕ		F <sub>CH</sub> = 32 MHz Time-base timer mode T <sub>A</sub> = +25 °C	_	290	340	μΑ	In deep standby mode		
	Іссн	Vcc (External clock operation)	Main stop mode (single external clock product)/ Substop mode (dual external clock product) TA = +25 °C	_	4.1	6.5	μΑ	In deep standby mode		











24.4.6 LIN-UART Timing (only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K)


Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is disabled  $clock^{*2}$ . (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40 \text{ °C to } +85 \text{ °C})$ 

Parameter	Symbol	Pin name	Condition	Va	Unit	
i arameter	Symbol	i ili ilalile	Condition	Min	Max	Oill
Serial clock cycle time	<b>t</b> scyc	SCK		<b>5 t</b> мськ* <sup>3</sup>	_	ns
SCK ↓→ SOT delay time	<b>t</b> sLOVI	SCK, SOT	Internal clock operation output pin:	-50	+50	ns
Valid SIN $\rightarrow$ SCK $↑$	<b>t</b> ıvshı	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL	tmcLK*3 + 80	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	<b>t</b> shixi	SCK, SIN	•	0	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	SCK		3 tмськ*3 — tR	_	ns
Serial clock "H" pulse width	<b>t</b> shsl	SCK		tмськ*3 + 10	_	ns
SCK ↓→ SOT delay time	<b>t</b> slove	SCK, SOT	External clock	_	2 tmcLK*3 + 60	ns
Valid SIN → SCK ↑	tivshe	SCK, SIN	operation output pin:	30	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	<b>t</b> shixe	SCK, SIN	C∟ = 80 pF + 1 TTL	tмськ*3 + 30	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	<b>t</b> R	SCK		_	10	ns

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*3: See "Source Clock / Machine Clock" for tmclk.



<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.




### 25. Sample Characteristics

· Power supply current temperature characteristics


Icc - Vcc

 $T_A = +25$  °C,  $F_{MP} = 2, 4, 8, 10, 16$  MHz (divided by 2) Main clock mode with the external clock operating




 $\mathsf{Iccs}-\mathsf{Vcc}$ 


 $T_A = +25$  °C,  $F_{MP} = 2, 4, 8, 10, 16$  MHz (divided by 2) Main sleep mode with the external clock operating




 $\mathsf{I}_\mathsf{CCL} - \mathsf{V}_\mathsf{CC}$ 

 $T_A = +25$  °C,  $F_{MPL} = 16$  kHz (divided by 2) Subclock mode with the external clock operating






 $Vcc = 5.5 \text{ V}, F_{MP} = 10, 16 \text{ MHz}$  (divided by 2) Main clock mode with the external clock operating




Iccs - Ta

 $V_{CC} = 5.5 \text{ V}, F_{MP} = 10, 16 \text{ MHz}$  (divided by 2) Main sleep mode with the external clock operating



Iccl - Ta

 $V_{CC} = 5.5 \text{ V}$ ,  $F_{MPL} = 16 \text{ kHz}$  (divided by 2) Subclock mode with the external clock operating





Part number	Package	Packing
MB95F582HPF-G-SNE2 MB95F582KPF-G-SNE2 MB95F583HPF-G-SNE2 MB95F583KPF-G-SNE2 MB95F584HPF-G-SNE2 MB95F584KPF-G-SNE2	16-pin plastic SOP (SO016)	Tube
MB95F572HPH-G-SNE2 MB95F572KPH-G-SNE2 MB95F573HPH-G-SNE2 MB95F573KPH-G-SNE2 MB95F574HPH-G-SNE2 MB95F574KPH-G-SNE2	8-pin plastic DIP (PDA008)	Tube
MB95F572HPF-G-SNE2 MB95F572KPF-G-SNE2 MB95F573HPF-G-SNE2 MB95F573KPF-G-SNE2 MB95F574HPF-G-SNE2 MB95F574KPF-G-SNE2	8-pin plastic SOP (SOD008)	Tube



# **Document History Page**

Document Title: MB95560H Series/MB95570H Series/MB95580H Series, New 8FX 8-bit Microcontrollers Document Number: 002-04629				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	AKIH	05/27/2013	Migrated to Cypress and assigned document number 002-04629. No change to document contents or format.
*A	5193921	AKIH	03/29/2016	Updated 24.4.3 External Reset Added MB95F564KPF-G-UNE2, MB95F564KPFT-G-UNE2 in "Ordering Information". Updated to Cypress template.
*B	5420206	HTER	02/06/2017	Changed package code as the following in 1.Product Line-up (Page4, 6), 2.Packages And Corresponding Products (Page 7), 4.Pin Assignment (Page 9 to 10), 27.Ordering Information (Page 75 to 76) and 28.Package Dimensions (Page 77 to 83).  "LCC-32P-M19" to "WNP032"  "FPT-20P-M09" to "SOJ020"  "FPT-20P-M10" to "STG020"  "FPT-16P-M08" to "STB016"  "FPT-16P-M03" to "SO016"  "DIP-8P-M03" to "SO016"  "DIP-8P-M08" to "SOD008"  Added Part number "MB95F564KPFT-G-UNERE2, MB95F562KPFT-G-UNERE2, MB95F563KPFT-G-UNERE2" in 27.Ordering Information (Page 75).  Deleted Part number "MB95F564KPF-G-SNE2, MB95F564KPFT-G-SNE2" in 27.Ordering Information (Page 75).
*C	5761469	AESATP12	06/08/2017	Updated logo and copyright.
*D	5895915	HUAL	09/27/2017	Added Part number "MB95F563HPFT-G-UNERE2" and Packing information in 27.Ordering Information (Page 75).
*E	5972828	HUAL	11/21/2017	Updated Package Dimension: Updated Diagram corresponding to "SOP 20".