



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Deteile	
Details	
Product Status	Obsolete
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	20KB (20K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	496 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 6x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-WQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f564kwqn-g-sne1



Contents

Features	1
1. Product Line-up	3
2. Packages And Corresponding Products	7
3. Differences Among Products And Notes On Product Selection	8
4. Pin Assignment	9
5. Pin Functions (MB95560H Series, 32 pins)	11
6. Pin Functions (MB95560H Series, 20 pins)	13
7. Pin Functions (MB95570H Series, 8 pins)	15
8. Pin Functions (MB95580H Series, 32 pins)	16
9. Pin Functions (MB95580H Series, 16 pins)	18
10. I/O Circuit Type	20
11. Handling Precautions	
11.1 Precautions for Product Design	
11.2 Precautions for Package Mounting 11.3 Precautions for Use Environment	
12. Notes On Device Handling	
13. Pin Connection	
14. Block Diagram (MB95560H Series)	
15. Block Diagram (MB95570H Series)	
16. Block Diagram (MB95580H Series)	
17. CPU Core	
18. I/O Map (MB95560H Series)	
10. I/O INAP (IND3330011 Series)	50

19. I/O Map (MB95570H Series)	34
20. I/O Map (MB95580H Series)	37
21. Interrupt Source Table (MB95560H Series)	40
22. Interrupt Source Table (MB95570H Series)	41
23. Interrupt Source Table (MB95580H Series)	42
24. Electrical Characteristics	43
24.1 Absolute Maximum Ratings	43
24.2 Recommended Operating Conditions	
24.3 DC Characteristics	
24.4 AC Characteristics	
24.5 A/D Converter	
24.6 Flash Memory Program/Erase Characteristics	67
25. Sample Characteristics	68
26. Mask Options	
	74
26. Mask Options	74 75
26. Mask Options	74 75 77
26. Mask Options27. Ordering Information	74 75 77 84
26. Mask Options	74 75 77 84 87
26. Mask Options	74 75 77 84 87 88 88
26. Mask Options	74 75 77 84 87 88 88 88
26. Mask Options	74 75 77 84 87 88 88 88 88
26. Mask Options	74 75 77 84 87 88 88 88 88 88



Part number Parameter	MB95F562H	MB95F563H	MB95F564H	MB95	5F562K	MB95F563K	MB95F564K	
Watch prescaler Eight different time intervals can be selected.								
Flash memory	It supports automatic programming (Embedded Algorithm), and program/erase/erasuspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Flash security feature for protecting the content of the Flash memory Number of program/erase cycles							
Standby mode	Sleep mode, stop mode, watch mode, time-base timer mode							
Package			SO	P032 J020 G020				

• MB95570H Series

• MB95570H	Part number										
rait ilullibei	MB95F572H	MB95F573H	MB95F574H	MB95F572K	MB95F573K	MB95F574K					
Parameter	MB301 07211	1112301 07011	111111111111111111111111111111111111111	WIBSSI STER	MB301 070K	MB301 07 410					
Туре	Flash memory product										
Clock											
supervisor	It supervises th	supervises the main clock oscillation.									
counter											
Flash memory capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte					
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes					
Power-on reset			Y	es							
Low-voltage		No			Yes						
detection reset		NO			165						
Reset input		Dedicated		Selec	cted through sof	tware					
	 Number of base 	Number of basic instructions : 136									
	Instruction bit length : 8 bits										
CPU functions	 Instruction lea 	ngth	: 1 to 3	•							
CF O IUIICIIOIIS	Data bit length : 1, 8 and 16 bits										
	 Minimum instruction execution time: 61.5 ns (machine clock frequency = 16.25 MHz) 										
	 Interrupt processing time : 0.6 μs (machine clock frequency = 16.25 MHz) 										
General-	 I/O ports (Ma 	x):4		 I/O ports (Ma 	x):5						
purpose I/O	 CMOS I/O 	: 3		• CMOS I/O : 3							
purpose i/O	 N-ch open dr 	ain: 1		 N-ch open dr 	ain: 2						
Time-base timer	Interval time: 0	.256 ms to 8.3 s	s (external clock	frequency = 4	MHz)						
Hardware/		Reset generation cycle									
software	Main oscillation clock at 10 MHz: 105 ms (Min)										
		 The sub-CR clock can be used as the source clock of the hardware watchdog timer. 									
Wild register	It can be used	to replace 3 byt	es of data.								
LIN-UART	No LIN-UART										
8/10-bit A/D	2 channels										
converter	8-bit or 10-bit re	-bit or 10-bit resolution can be selected.									



Part number Parameter	MB95F572H	MB95F573H	MB95F574H	MB95I	F572K	MB95F573K	MB95F574K		
Parameter	1 channel								
	The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". It has the following functions: interval timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (7 types) and external clocks. It can output square wave.								
External interrupt	, ,	· · · · · ·							
On-chin dehua	1-wire serial of the s		nchronous mod	le).	-				
Watch prescaler	Eight different t	ime intervals ca	an be selected.						
	 It supports automatic programming (Embedded Algorithm), and program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Flash security feature for protecting the content of the Flash memory 								
	Number of	program/erase	cycles 1	000	10000	100000			
	Data retention time 20 years 10 years 5 years								
Standby mode	de Sleep mode, stop mode, watch mode, time-base timer mode								
Package				8008 8000					

• MB95580H Series

Part number	Part number									
Tart Humber	MB95F582H	MB95F583H	MB95F584H	MB95F582K	MB95F583K	MB95F584K				
Parameter	WID951 30211	WID951 50511	WID951 30411	WID951 302K	WID95I 505K	WID951 504K				
Туре			Flash mem	ory product						
Clock										
supervisor	It supervises th	e main clock os	scillation.							
counter										
Flash memory	0 Khyta	10 Khyta	20 Khyta	0 Khyta	10 Khyta	20 Khyta				
capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte				
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes				
Power-on reset			Y	es						
Low-voltage		No			Yes					
detection reset		NO			res					
Reset input		Dedicated		Selec	ted through sof	tware				
	 Number of base 	asic instructions	: 136							
	 Instruction bit 	t length	: 8 bits							
CDI I franctions	 Instruction lei 	ngth	: 1 to 3	3 bytes						
CPU functions	 Data bit lengt 	:h	: 1, 8 aı	nd 16 bits						
				ck frequency = 1	16.25 MHz)					
	 Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz) Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz) 									
0	• I/O ports (Ma	x) : 12		• I/O ports (Ma	x) : 13	·				
General-	• CMOS I/Ò				´ : 11					
nurnose I/()	N-ch open dr			N-ch open drain: 2						



6. Pin Functions (MB95560H Series, 20 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0	В	General-purpose I/O port
'	X0		Main clock input oscillation pin
2	PF1	В	General-purpose I/O port
	X1	7 6	Main clock I/O oscillation pin
3	Vss	_	Power supply pin (GND)
4	PG2	С	General-purpose I/O port
7	X1A		Subclock I/O oscillation pin
5	PG1	С	General-purpose I/O port
	X0A		Subclock input oscillation pin
6	Vcc	_	Power supply pin
7	С	_	Decoupling capacitor connection pin
	PF2		General-purpose I/O port
8	RST	Α	Reset pin
	NOT		Dedicated reset pin on MB95F562H/F563H/F564H
	P62		General-purpose I/O port
9		E	High-current pin
	TO10		8/16-bit composite timer ch. 1 output pin
	P63		General-purpose I/O port
10		E	High-current pin
	TO11		8/16-bit composite timer ch. 1 output pin
	P64		General-purpose I/O port
11	-	E	High-current pin
	EC1		8/16-bit composite timer ch. 1 clock input pin
	P00		General-purpose I/O port
12		D	High-current pin
	AN00		A/D converter analog input pin
	P01	_	General-purpose I/O port
13		D	High-current pin
	AN01		A/D converter analog input pin
	P02		General-purpose I/O port
		_	High-current pin
14	INT02	D	External interrupt input pin
	AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
	P03		General-purpose I/O port
_		↓ _	High-current pin
15	INT03	D	External interrupt input pin
	AN03	_	A/D converter analog input pin
	SOT		LIN-UART data output pin



7. Pin Functions (MB95570H Series, 8 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	Vss	_	Power supply pin (GND)
2	Vcc	_	Power supply pin
3	С	_	Decoupling capacitor connection pin
	PF2		General-purpose I/O port
4	RST	А	Reset pin Dedicated reset pin on MB95F572H/F573H/F574H
	P04		General-purpose I/O port
_	INT04	D	External interrupt input pin
5	5 AN04		A/D converter analog input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
6	AN05	D	A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
-	P06	E	General-purpose I/O port High-current pin
/	7 INT06		External interrupt input pin
TO01			8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
8	EC0	F	8/16-bit composite timer ch. 0 clock input pin
DBG			DBG input pin

^{*:} For the I/O circuit types, see "I/O Circuit Type".



8. Pin Functions (MB95580H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function
	PF1	Б	General-purpose I/O port
1	X1	В	Main clock I/O oscillation pin
	PF0	_	General-purpose I/O port
2	X0	В	Main clock input oscillation pin
3	Vss	<u> </u>	Power supply pin (GND)
4	PG2	С	General-purpose I/O port
4	X1A		Subclock I/O oscillation pin
5	PG1	С	General-purpose I/O port
5	X0A		Subclock input oscillation pin
6	Vcc	_	Power supply pin
7	С	_	Decoupling capacitor connection pin
	PF2		General-purpose I/O port
8	RST	A	Reset pin Dedicated reset pin on MB95F582H/F583H/F584H
9 10 11			
12 13	NC	_	It is an internally connected pin. Always leave it unconnected.
14			
15			
16			
17	P01	D	General-purpose I/O port High-current pin
	AN01]	A/D converter analog input pin
	P02		General-purpose I/O port High-current pin
18	INT02	D	External interrupt input pin
	AN02		A/D converter analog input pin
	SCK	1	LIN-UART clock I/O pin
	P03		General-purpose I/O port High-current pin
19	INT03	D	External interrupt input pin
	AN03	1	A/D converter analog input pin
	SOT]	LIN-UART data output pin



Pin no.	Pin name	I/O circuit type*	Function
	P04		General-purpose I/O port
	INT04	7	External interrupt input pin
20	AN04	D	A/D converter analog input pin
	SIN	7	LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
21	INT05	D	External interrupt input pin
	AN05		A/D converter analog input pin
	TO00	7	8/16-bit composite timer ch. 0 output pin
	P06	_	General-purpose I/O port High-current pin
22	INT06	E	External interrupt input pin
	TO01	7	8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
23	EC0	F	8/16-bit composite timer ch. 0 clock input pin
	DBG	1	DBG input pin
24	P07	E	General-purpose I/O port High-current pin
	INT07		External interrupt input pin
25			
26			
27			
28	NC		It is an internally connected pin. Always leave it unconnected.
29	INC	_	it is an internally conflected pin. Always leave it unconflected.
30			
31			
32			

^{*:} For the I/O circuit types, see "I/O Circuit Type".



Type	Circuit	Remarks
D	Pull-up control P-ch Digital output N-ch	CMOS outputHysteresis inputPull-up control availableAnalog input
	Analog input A/D control Standby control Hysteresis input	
Е	Pull-up control P-ch Digital output Digital output Standby control Hysteresis input	CMOS output Hysteresis input Pull-up control available
F	Standby control Hysteresis input N-ch	N-ch open drain output Hysteresis input

11. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

11.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.



19. I/O Map (MB95570H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000В
0001н	DDR0	Port 0 direction register	R/W	0000000В
0002н	PDR1	Port 1 data register	R/W	0000000В
0003н	DDR1	Port 1 direction register	R/W	0000000В
0004н		(Disabled)	_	
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	PLLC	PLL control register	R/W	000Х0000в
0007н	SYCC	System clock control register	R/W	XXX11011 _B
0008н	STBC	Standby control register	R/W	0000000В
0009н	RSRR	Reset source register	R/W	000XXXXXB
000Ан	TBTC	Time-base timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000В
000Сн	WDTC	Watchdog timer control register	R/W	00XX0000 _B
000Дн	SYCC2	System clock control register 2	R/W	XXXX0011 _B
000Ен	STBC2	Standby control register 2	R/W	0000000в
000Fн		-		
to	_	(Disabled)	_	_
0027н		, , ,		
0028н	PDRF	Port F data register	R/W	00000000в
0029н	DDRF	Port F direction register	R/W	00000000в
002Ан,		(Disabled)		
002Вн	_	(Disabled)	_	
002Сн	PUL0	Port 0 pull-up register	R/W	00000000в
002Dн				
to	_	(Disabled)	_	_
0035н		, , ,		
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	00000000в
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000в
0038н		-		
to	_	(Disabled)	_	
0049н		, , ,		
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000в
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000в
004Сн,				
004Dн		(Disabled)	_	_
004Ен	LVDR	LVDR reset voltage selection ID register	R/W	0000000В
004Fн		•		
to	_	(Disabled)	_	
006Вн		, ,		



21. Interrupt Source Table (MB95560H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interruptsources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFA⊦	FFFB⊦	L00 [1:0]	High
External interrupt ch. 5	IRQ01	FFF8 _H	FFF9 _H	L01 [1:0]	A
External interrupt ch. 2	IRQ02	FFF6 _H	FFF7 _H	1.02 [1:0]	
External interrupt ch. 6	IRQUZ	ГГГОН	FFF/H	L02 [1:0]	
External interrupt ch. 3	IRQ03	FFF4 _H	FFF5 _H	1.02 [4:0]	
External interrupt ch. 7	IRQUS		ГГГЭН	L03 [1:0]	
_	IRQ04	FFF2 _H	FFF3⊦	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFEC⊦	FFED⊦	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEA⊦	FFEB⊦	L08 [1:0]	
_	IRQ09	FFE8 _H	FFE9 _H	L09 [1:0]	
-	IRQ10	FFE6⊦	FFE7 _H	L10 [1:0]	
	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]	
_	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]	
_	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]	
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDE _H	FFDF _H	L14 [1:0]	
_	IRQ15	FFDСн	FFDD⊦	L15 [1:0]	
_	IRQ16	FFDA⊦	FFDB⊦	L16 [1:0]	
-	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 _H	L18 [1:0]	
Time-base timer	IRQ19	FFD4⊦ı	FFD5⊦	L19 [1:0]	
Watch prescaler	IRQ20	FFD2⊦	FFD3 _H	L20 [1:0]	
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCEH	FFCFH	L22 [1:0]	
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low




23. Interrupt Source Table (MB95580H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interruptsources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFA⊦	FFFB⊦	L00 [1:0]	High
External interrupt ch. 5	IRQ01	FFF8 _H	FFF9 _H	L01 [1:0]	A
External interrupt ch. 2	IRQ02	FFF6⊦	FFF7 _H	L02 [1:0]	
External interrupt ch. 6	II\QUZ	TTTOH	11178	LUZ [1.0]	
External interrupt ch. 3	IRQ03	FFF4 _H	FFF5⊦	L03 [1:0]	
External interrupt ch. 7	IIIQUS	1114	IIIJH	L03 [1.0]	
_	IRQ04	FFF2 _H	FFF3 _H	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFECH	FFED⊦	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEAH	FFEB⊦	L08 [1:0]	
_	IRQ09	FFE8 _H	FFE9 _H	L09 [1:0]	
_	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]	
_	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]	
_	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]	
_	IRQ13	FFE0⊦	FFE1 _H	L13 [1:0]	
_	IRQ14	FFDE	FFDF⋴	L14 [1:0]	
_	IRQ15	FFDC⊦	FFDD⊦	L15 [1:0]	
_	IRQ16	FFDA⊦	FFDB⊦	L16 [1:0]	
_	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 _H	FFD7 _H	L18 [1:0]	
Time-base timer	IRQ19	FFD4 _H	FFD5⊧	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]	
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]	
	IRQ22	FFCEH	FFCF _H	L22 [1:0]	▼
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low



- *2: V_I and V_O must not exceed V_{CC} + 0.3 V. V_I must not exceed the rated voltage. However, if the maximum current to/ from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V_I rating.
- *3: Applicable to the following pins: P00 to P07, P62 to P64, PF0, PF1, PG1, PG2 (P00, and P62 to P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K. P01, P02, P03, P07, PF0. PF1, PG1, and PG2 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.)
 - · Use under recommended operating conditions.
 - · Use with DC voltage (current).
 - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
 - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
 - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
 - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
 - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
 - · Do not leave the HV (High Voltage) input pin unconnected.
 - · Example of a recommended circuit:



*4: P62 and P63 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.

Do not exceed any of these ratings.




24.2 Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks		
Faranietei	Symbol	Min	Max	Oiiit	iverilative		
		2.4*1, *2	5.5* ¹		In normal operation	Other than on-chip debug	
Power supply	Vcc	2.3	5.5	V	Hold condition in stop mode	mode	
voltage		2.9	5.5	V	In normal operation	On-chip debug mode	
		2.3	5.5		Hold condition in stop mode	On-only debug mode	
Decoupling capacitor	Cs	0.022	1	μF	*3		
Operating	TA	-40	+85	°C	Other than on-chip debug mo	ode	
temperature	IA	+5	+35		On-chip debug mode		

- *1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.
- *2: The minimum power supply voltage becomes 2.88 V when a product with the low-voltage detection reset is used.
- *3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the Vcc pin must have a capacitance equal to or larger than the capacitance of Cs. For the connection to a decoupling capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



*: Connect the DBG pin to an external pull-up resistor of 2 k Ω or above. After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released. The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.


Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.










Sampling is executed at the rising edge of the sampling clock*1, and serial clock delay is enabled*2. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

Parameter	Symbol	Pin name	Condition	Value		Unit
Faranietei	Syllibol	Fill Hallie	- Condition		Max	Oilit
Serial clock cycle time	t scyc	SCK		5 t _{MCLκ*3}	_	ns
SCK ↑→ SOT delay time	t shovi	SCK, SOT	Internal clock	-50	+50	ns
Valid SIN → SCK \downarrow	tıvslı	SCK, SIN	operation output pin:	tmclk*3 + 80	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	t slixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0	_	ns
$SOT \to SCK \downarrow delay time$	tsovli	SCK, SOT		$3 t_{\text{MCLK}}^{*3} - 70$	_	ns

- *1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.
- *2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.
- *3: See "Source Clock / Machine Clock" for tmclk.



Sampling is executed at the falling edge of the sampling clock*1, and serial clock delay is enabled*2. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

$$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ °C to } +85 \text{ °C})$$


						_
Parameter	Symbol	Pin name	Condition	Value		Unit
raiametei	Symbol	1 III Hame Condition		Min	Max	
Serial clock cycle time	t scyc	SCK		5 t мськ*³	_	ns
SCK ↓→ SOT delay time	t sLOVI	SCK, SOT	Internal clock	-50	+50	ns
Valid SIN \rightarrow SCK $↑$	t ıvshı	SCK, SIN	operating output pin:	tмськ*3 + 80	_	ns
SCK ↑→ valid SIN hold time	t shixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0	_	ns
SOT → SCK ↑ delay time	tsovні	SCK, SOT		3 tmclk*3 - 70	_	ns

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

^{*3:} See "Source Clock / Machine Clock" for tmclk.












25. Sample Characteristics

· Power supply current temperature characteristics


Icc - Vcc

 $T_A = +25$ °C, $F_{MP} = 2, 4, 8, 10, 16$ MHz (divided by 2) Main clock mode with the external clock operating




 $\mathsf{Iccs} - \mathsf{Vcc}$


 $T_A = +25$ °C, $F_{MP} = 2, 4, 8, 10, 16$ MHz (divided by 2) Main sleep mode with the external clock operating




 $\mathsf{I}_\mathsf{CCL} - V_\mathsf{CC}$

 $T_A = +25$ °C, $F_{MPL} = 16$ kHz (divided by 2) Subclock mode with the external clock operating






 $Vcc = 5.5 \text{ V}, F_{MP} = 10, 16 \text{ MHz}$ (divided by 2) Main clock mode with the external clock operating




Iccs - Ta

 $V_{CC} = 5.5 \text{ V}, F_{MP} = 10, 16 \text{ MHz}$ (divided by 2) Main sleep mode with the external clock operating



Iccl - Ta

 $V_{CC} = 5.5 \text{ V}$, $F_{MPL} = 16 \text{ kHz}$ (divided by 2) Subclock mode with the external clock operating






26. Mask Options

		MB95F562H	MB95F562K
		MB95F563H	MB95F563K
		MB95F564H	MB95F564K
	Part Number	MB95F572H	MB95F572K
l		MB95F573H	MB95F573K
No.		MB95F574H	MB95F574K
		MB95F582H	MB95F582K
		MB95F583H	MB95F583K
		MB95F584H	MB95F584K
	Selectable/Fixed	Fix	ked
1	Low-voltage detection reset	Without low-voltage detection reset	With low-voltage detection reset
2	Reset	With dedicated reset input Without dedicated reset input	



Package Type	Package Code
TSSOP 20	STG020



SYMBOL	DIM BNSDNS				
STWIEDL	MIN.	NOM.	MAX.		
A	_		1.20		
A1	0.05	_	0.15		
D	6	5.50B9C			
E	6.40B9C				
E 1	4.40B9C				
6	0°	_	8*		
c	0.10		0.19		
ь	0.20	0.24	0.28		
L	0.45	0.60	0.75		
L 1	1.00 REF				
L 2	0.25 BSC				
e	e 0.65 BS				

NOT	E8

- 1. ALL DIMENSIONS ARE IN MILLIMETER.
- 2. DIMENSIONING AND TOLERANCING PER, ASVE Y14.5M 1994.
- A DIMENSIONING DINCLUDE MOLD FLASH, DIMENSIONING B1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION, INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED ⊎.025 Intil PER SIDE, D and E1 DIVENSION ARE DETERMINED A1 DATUM IT.
- ⚠ THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM.

 DIMENSIONING DIANGET ARE DETERMINED AT THE OUTERMOST.

 EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH,

 THE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING

 ANY MISNATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- \triangle DATUMS A \$ B TO BE DETERMINED AT DATUM H.
- "N" IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS FOR THE SPECIFIED PACKAGE LENGTH.
- \triangle THE DIMENSION APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 min TO 0.25mm FROM THE LEAD TIP.
- À DIMENSION "IS DOES NOT INCLUDE THE DAMBAR PROTRUSION, ALLOW/BLE DAVBAR PROTRUSION STIALL BE 0.10mm FOTAL IN EXCESS OF THE "S" DIMENSION AT MAXIMAL MATERIAL CONDITION, THE DAMBAR MAY NOT BE LOCATED ON THE LOWER RADIUS OF "HE FOOT.
- ATHIS CHAMFER FEATURE IS OPTIONAL, LETITIS NOT PRESENT, THEN A PIN 1 IDENTIFIER MILIST BE LOCATED WITHIN THE INDEX AREA INDICATED.
- A 1'A' IS DEFINED AS INTO VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY EXCLUDING THE LID AND OR THERMAL ENHANCEMENT ON CAVITY DOWN PACKAGE CONFIGURATIONS.
- 11. EDEOSPECIFICATON NO. REF: N/A

PÁCKÁGE OUTLINE, 20 LEÁD TSSOP 8.50x8.40x1.20 mm STG020 FEV®

002-15916 **