# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	POR, PWM, WDT
Number of I/O	56
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 48x14b; D/A 2x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-VFQFN Exposed Pad
Supplier Device Package	68-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24994-24lfxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 2. PSoC Functional Overview

The PSoC family consists of many programmable system-on-chips with On-Chip Controller devices. All PSoC family devices are designed to replace traditional MCUs, system ICs, and the numerous discrete components that surround them. The PSoC CY8C24x94 devices are unique members of the PSoC family because it includes a full featured, full speed (12 Mbps) USB port. Configurable analog, digital, and interconnect circuitry enable a high level of integration in a host of industrial, consumer, and communication applications.

This architecture enables the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated on the left, is comprised of four main areas: PSoC Core, Digital System, Analog System, and System Resources including a full speed USB port. Configurable global busing enables all the device resources to be combined into a complete custom system. The PSoC CY8C24x94 devices can have up to seven I/O ports that connect to the global digital and analog interconnects, providing access to 4 digital blocks and 6 analog blocks.

## 2.1 The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPI/O (General Purpose I/O).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with up to 20 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).

Memory encompasses 16K of Flash for program storage, 1K of SRAM for data storage, and up to 2K of EEPROM emulated using the Flash. Program Flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 8% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device. In USB systems, the IMO self tunes to  $\pm$  0.25% accuracy for USB communication.

PSoC GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin is also capable of generating a system interrupt on high level, low level, and change from last read.

## 2.2 The Digital System

The Digital System is composed of four digital PSoC blocks. Each block is an 8-bit resource used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.





Digital peripheral configurations include the following:

- Full Speed USB (12 Mbps)
- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 24 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity
- SPI master and slave
- I2C slave and multi-master
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA

Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks are connected to any GPI/O through a series of global buses that can route any signal to any pin. The buses also enable signal multiplexing and performing logic operations. This configurability frees the designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This enables you the optimum choice of system resources for your application. Family resources are shown in Table 2-1 on page 4.



## 2.3 The Analog System

The Analog System is composed of 6 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are as follows.

- Analog-to-digital converters (up to 2, with 6 to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2 and 4 pole band-pass, low-pass, and notch)
- Amplifiers (up to 2, with selectable gain to 48x)
- Instrumentation amplifiers (1 with selectable gain to 93x)
- Comparators (up to 2, with 16 selectable thresholds)
- DACs (up to 2, with 6- to 9-bit resolution)
- Multiplying DACs (up to 2, with 6- to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a PSoC Core Resource)
- 1.3V reference (as a System Resource)
- DTMF Dialer
- Modulators
- Correlators
- Peak Detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in Figure 2-2.

#### Figure 2-2. Analog System Block Diagram



### 2.3.1 The Analog Multiplexer System

The Analog Mux Bus can connect to every GPI/O pin in ports 0-5. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. It is split into two sections for simultaneous dual-channel processing. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing.
- Chip-wide mux that enables analog input from up to 48 I/O pins.
- Crosspoint connection between any I/O pin combinations.

When designing capacitive sensing applications, refer to the latest signal-to-noise signal level requirements Application Notes, which are found under http://www.cypress.com > Design Resources > Application Notes. In general, and unless otherwise noted in the relevant Application Notes, the minimum signal-to-noise ratio (SNR) for CapSense applications is 5:1.



## 5. Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select components
- 2. Configure components
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

#### 5.1 Select Components

Both the system-level and chip-level views provide a library of prebuilt, pretested hardware peripheral components. In the system-level view, these components are called "drivers" and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I<sup>2</sup>C-bus, for example), and the logic to control how they interact with one another (called valuators).

In the chip-level view, the components are called "user modules". User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties.

#### 5.2 Configure Components

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver property, and other information you may need to successfully implement your design.

#### 5.3 Organize and Connect

You can build signal chains at the chip level by interconnecting user modules to each other and the I/O pins, or connect system level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view, selecting a potentiometer driver to control a variable speed fan driver and setting up the valuators to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog to digital converter (ADC) to convert the potentiometer's output to a digital signal, and a PWM to control the fan.

In the chip-level view, perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

#### 5.4 Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high level functions to control and respond to hardware events at run-time and interrupt service routines that you can adapt as needed. The system-level design also generates a C main() program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the ICE where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



## 7. Pin Information

This section describes, lists, and illustrates the CY8C24x94 PSoC device family pins and pinout configuration.

The CY8C24x94 PSoC devices are available in the following packages, all of which are shown on the following pages. Every port pin (labeled with a "P") is capable of Digital I/O. However, Vss, Vdd, and XRES are not capable of Digital I/O.

Note CY8C24794 must use Power Cycle programming when using the MiniProg.

## 7.1 56-Pin Part Pinout

#### Table 7-1. 56-Pin Part Pinout (QFN<sup>[2]</sup>) See LEGEND details and footnotes in Table 7-2 on page 9.

Pin		pe	Name	Description	1		Figu	ire 7-1	. CY8C24794 56-Pin PSoC Device
No.	•	Analog						-	P0[3], A, IO, M P0[5], A, IO, M Vdd Vdd P0[6], A, I, M P0[6], A, I, M P0[2], A, I, M P0[2], A, I, M P2[6], M P2[4], M
1	I/O	I, M	P2[3]	Direct switched capacitor block input.				-	P0(3), A, 10, M, 11, M,
2	I/O	I, M	P2[1]	Direct switched capacitor block input.				ΣΣ. Σ	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
3	I/O	M	P4[7]					2[5 2[7 20[1	P0[5] P0[6] P0[6] P0[6] P2[6] P2[6] P2[6]
4	I/O	M	P4[5]						
5	I/O	M	P4[3]			A, I, M, F		88825	в д в в а а а а а а а а а а а а а а а а
6	1/0	M	P4[1]				2[3] = 1 2[1] = 2		42 <b>e</b> P2[2], A, I, M 41 <b>e</b> P2[0], A, I, M
7	I/O	M	P3[7]				P4[7] = 3		40 <b>e</b> P4[6],M
8 9	1/O 1/O	M	P3[5]				P4[5] 🗖 4		39 <b>=</b> P4[4],M
9 10	1/O	M	P3[3] P3[1]				P4[3] = 5		38 🖬 P4[2],M
10	1/0	M	P5[7]				P4[1] <b>=</b> 6 P3[7] <b>=</b> 7		37 <b>■</b> P4[0],M <b>QFN</b> 36 <b>■</b> P3[6],M
12	1/0	M	P5[7]				P3[5] = 8		(Top View) 35 E P3[4],M
13	1/O	M	P5[3]		-		P3[3] 🗖 9		(10) VIEW) 34 = P3[2],M
14	1/O	M	P5[1]				P3[1] 🗖 1		33 <b>=</b> P3[0],M
15	1/0	M	P1[7]	I2C Serial Clock (SCL).			P5[7] 🗖 1' P5[5] 🗖 12		32 <b>=</b> P5[6],M
16	1/O	M	P1[5]	I2C Serial Data (SDA).			P5[5] 🗖 12 P5[3] 🗖 13		31 <b>■</b> P5[4],M 30 <b>■</b> P5[2],M
17	1/O	M	P1[3]			M,I	P5[1] 🗖 14	1	29 <b>–</b> P5[0].M
18	1/O	M	P1[1]	I2C Serial Clock (SCL), ISSP SCLK <sup>[1]</sup> .					* * * 8 7 8 8 8 8 8 7 8 9 9 9 9 9 9 9 9 9 9 9
19		wer	Vss	Ground connection.			$\sim$		
20		SB	D+					M, 12C SCL, P1[7] M, 12C SDA, P1[5] M, P1[3]	M. I2C SCL, P1 [1] Vss D- P7[] M. I2C SDA, P1[0] M. I2C SDA, P1[0] M. P1[2] EXTCLK, M. P1[2]
21		SB	 D-					Ч Ā Д	
22	Po	wer	Vdd	Supply voltage.				SC	M, I2C SCL M, I2C SDA, M EXTCLK, M
23	I/O		P7[7]					12C	12C I2C
24	I/O		P7[0]					Σ́Σ́	Σ Σ <sup>Û</sup>
25	I/O	М	P1[0]	I2C Serial Data (SDA), ISSP SDATA <sup>[1]</sup> .	1				
26	I/O	М	P1[2]						
27	I/O	М	P1[4]	Optional External Clock Input (EXTCLK).					
28	I/O	М	P1[6]						
29	I/O	М	P5[0]		Pin	Ty	/pe		
30	I/O	М	P5[2]		No.		Analog	Name	Description
31	I/O	M	P5[4]		44	I/O	M	P2[6]	External Voltage Reference (VREF) input.
32	I/O	М	P5[6]		45	I/O	I, M	P0[0]	Analog column mux input.
33	I/O	М	P3[0]		46	I/O	I, M	P0[2]	Analog column mux input.
34	I/O	М	P3[2]		47	I/O	I, M	P0[4]	Analog column mux input VREF.
35	I/O	М	P3[4]		48	I/O	I, M	P0[6]	Analog column mux input.
36	I/O	М	P3[6]		49	Po	wer	Vdd	Supply voltage.
37	I/O	М	P4[0]		50	Po	wer	Vss	Ground connectl/On.
38	I/O	М	P4[2]		51	I/O	I, M	P0[7]	Analog column mux input,.
39	I/O	М	P4[4]		52	I/O	I/O, M	P0[5]	Analog column mux input and column output.
40	I/O	М	P4[6]		53	I/O	I/O, M	P0[3]	Analog column mux input and column output.
41	I/O	I, M	P2[0]	Direct switched capacitor block input.	54	I/O	I, M	P0[1]	Analog column mux input.
		I, M	P2[2]	Direct switched capacitor block input.	55	I/O	М	P2[7]	
42	I/O	1, 101	FZ[Z]	Direct Switched Capacitor Diock Input.	55	1/0	IVI	F 2[7]	



### 7.2 56-Pin Part Pinout (with XRES)

#### Table 7-2. 56-Pin Part Pinout (QFN<sup>[2]</sup>)

Pin	Ту	/pe	Nama	Description	Figure 7-2. CY8C24894 56-Pin PSoC				. CY8C24894 56-Pin PSoC Device
No.	Digital	Analog	Name	Description			•		
1	I/O	I, M	P2[3]	Direct switched capacitor block input.				_	ΣΣ
2	I/O	I, M	P2[1]	Direct switched capacitor block input.				Σ	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
3	I/O	М	P4[7]					ΣΣ∢	
4	I/O	М	P4[5]					2[5] 2[7] 0[1]	P0[3], P0[5], Vdd P0[6], P0[6], P2[6], P2[6],
5	I/O	M	P4[3]						
6	I/O	M	P4[1]					56 55	<b>5</b> 25 25 55 48 45 45 45 45 45 45 45 45 45 45 45 45 45
7	1/0	M	P3[7]			A, I, M, A I M	P2[3] = 1 P2[1] = 2		42 <b>■</b> P2[2], A, I, M 41 <b>■</b> P2[0], A, I, M
8 9	I/O I/O	M	P3[5]				P4[7] 3		41 <b>e</b> P2[0], A, I, M 40 <b>e</b> P4[6], M
9 10	1/0	M	P3[3] P3[1]			M,	P4[5] = 4		39 <b>=</b> P4[4], M
10	1/0	M	P5[7]				P4[3] 5		38 <b>=</b> P4[2], M
12	1/0	M	P5[5]				P4[1] 6 P3[7] 7		37 = P4[0], M QFN 36 = XRES
13	1/O	M	P5[3]				P3[5] 8		(Top View) 35 = P3[4], M
14	1/O	M	P5[1]				P3[3] = 9		34 🖬 P3[2], M
15	1/O	M	P1[7]	I2C Serial Clock (SCL).			P3[1] = 1		33 <b>➡</b> P3[0], M
16	I/O	М	P1[5]	I2C Serial Data (SDA).			P5[7] = 1 P5[5] = 1		32 ➡ P5[6], M 31 ➡ P5[4], M
17	I/O	М	P1[3]				P5[3] = 1		30 <b>■</b> P5[2], M
18	I/O	М	P1[1]	I2C Serial Clock (SCL), ISSP SCLK <sup>[1].</sup>		M,	P5[1] = 1	4	<sup>29</sup> = P5[0], M
19	Po	wer	Vss	Ground connection.					
20	U	SB	D+						
21	U	SB	D-					552	C12 C12 C12 C12 C12 C12 C12 C12
22	Po	wer	Vdd	Supply voltage.				SCL, SDA, M,	, izc scl., izc scl., M, XTCLK, M, M,
23	I/O		P7[7]					12C S	TCLK S
24	I/O		P7[0]						M, 12C St M, 12C SE EXTCLK,
25	I/O	M	P1[0]	I2C Serial Data (SDA), ISSP SDATA <sup>[1]</sup> .				~ ~	~ 2 "
26	I/O	М	P1[2]						
27	I/O	М	P1[4]	Optional External Clock Input (EXTCLK).					
28	I/O	М	P1[6]						
29	I/O	М	P5[0]		Pin	Ту	vpe	Nama	Description
30	I/O	М	P5[2]		No.	Digital	Analog	Name	Description
31	I/O	М	P5[4]		44	I/O	М	P2[6]	External Voltage Reference (VREF) input.
32	I/O	М	P5[6]		45	I/O	I, M	P0[0]	Analog column mux input.
33	I/O	М	P3[0]		46	I/O	I, M	P0[2]	Analog column mux input.
34	I/O	М	P3[2]		47	I/O	I, M	P0[4]	Analog column mux input VREF.
35	I/O	М	P3[4]		48	I/O	I, M	P0[6]	Analog column mux input.
36	In	put	XRES	Active high external reset with internal pull down.	49	Po	wer	Vdd	Supply voltage.
37	I/O	М	P4[0]		50	Po	wer	Vss	Ground connection.
38	I/O	М	P4[2]		51	I/O	I, M	P0[7]	Analog column mux input,.
39	I/O	М	P4[4]		52	I/O	I/O, M	P0[5]	Analog column mux input and column output.
40	I/O	М	P4[6]		53	I/O	I/O, M	P0[3]	Analog column mux input and column output.
41	I/O	I, M	P2[0]	Direct switched capacitor block input.	54	I/O	I, M	P0[1]	Analog column mux input.
42	I/O	I, M	P2[2]	Direct switched capacitor block input.	55	I/O	М	P2[7]	
43	I/O	М	P2[4]	External Analog Ground (AGND) input.	56	I/O	М	P2[5]	
LEGI			= Input	$\Omega = \Omega_{\rm utput}$ and M = Analog Mux Input		I	1	I	1

#### ~~~~ 7 0 CY8C24894 56-Pin PSoC Device

LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.

#### Notes

- These are the ISSP pins, which are not High Z at POR. See the PSoC Programmable System-on-Chip Technical Reference Manual for details. 1.
- The center pad on the QFN package should be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal. 2.



### Figure 7-5. CY8C24094 OCD (Not for Production)



BGA (Top View)

## 7.6 100-Ball VFBGA Part Pinout (On-Chip Debug)

The following 100-pin VFBGA part table and drawing is for the CY8C24094 On-Chip Debug (OCD) PSoC device. **Note** This part is only used for in-circuit debugging. It is NOT available for production.

Pin No.	Digital	Analog	Name	Description	Pin No.	Digital	Analog	Name	Description
A1	Powe	r	Vss	Ground connection.	F1			OCDE	OCD even data I/O.
A2	Powe	r	Vss	Ground connection.	F2	I/O	М	P5[7]	
A3			NC	No connection.	F3	I/O	М	P3[5]	
A4			NC	No connection.	F4	I/O	М	P5[1]	
A5			NC	No connection.	F5	Pow	er	Vss	Ground connection.
A6	Powe	r	Vdd	Supply voltage.	F6	Pow	er	Vss	Ground connection.
A7			NC	No connection.	F7	I/O	М	P5[0]	
A8			NC	No connection.	F8	I/O	М	P3[0]	
A9	Powe	r	Vss	Ground connection.	F9			XRES	Active high pin reset with internal pull down.
A10	Powe	r	Vss	Ground connection.	F10	I/O		P7[1]	
B1	Powe	r	Vss	Ground connection.	G1			OCDO	OCD odd data output.
B2	Powe	r	Vss	Ground connection.	G2	I/O	М	P5[5]	
B3	I/O	I,M	P2[1]	Direct switched capacitor block input.	G3	I/O	М	P3[3]	
B4	I/O	I,M	P0[1]	Analog column mux input.	G4	I/O	М	P1[7]	I2C Serial Clock (SCL).
B5	I/O	I,M	P0[7]	Analog column mux input.	G5	I/O	М	P1[1]	I2C Serial Clock (SCL), ISSP SCLK <sup>[1]</sup> .
B6	Powe	r	Vdd	Supply voltage.	G6	I/O	М	P1[0]	I2C Serial Data (SDA), ISSP SDATA <sup>[1]</sup> .
B7	I/O	I,M	P0[2]	Analog column mux input.	G7	I/O	М	P1[6]	
B8	I/O	I,M	P2[2]	Direct switched capacitor block input.	G8	I/O	М	P3[4]	
B9	Powe	r	Vss	Ground connection.	G9	I/O	М	P5[6]	
B10	Powe	r	Vss	Ground connection.	G10	I/O		P7[2]	
C1			NC	No connection.	H1			NC	No connection.
C2	I/O	М	P4[1]		H2	I/O	М	P5[3]	
C3	I/O	М	P4[7]		H3	I/O	М	P3[1]	
C4	I/O	М	P2[7]		H4	I/O	М	P1[5]	I2C Serial Data (SDA).
C5		I/O, M	P0[5]	Analog column mux input and column output.	H5	I/O	М	P1[3]	
C6	I/O	I,M	P0[6]	Analog column mux input.	H6	I/O	М	P1[2]	
C7	I/O	I,M	P0[0]	Analog column mux input.	H7	I/O	М	P1[4]	Optional External Clock Input (EXTCLK).

Table 7-6. 100-Ball Part Pinout (VFBGA)



## 8. Register Reference

This section lists the registers of the CY8C24x94 PSoC device family. For detailed register information, reference the *PSoC Programmable System-on-Chip Technical Reference Manual*.

## 8.1 Register Conventions

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

## 8.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XOI bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

**Note** In the following register mapping tables, blank fields are Reserved and should not be accessed.



## 9. Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C24x94 PSoC device family. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at <a href="http://www.cypress.com/psoc">http://www.cypress.com/psoc</a>.

Specifications are valid for  $-40^{\circ}C \le T_A \le 85^{\circ}C$  and  $T_J \le 100^{\circ}C$ , except where noted. Specifications for devices running at greater than 12 MHz are valid for  $-40^{\circ}C \le T_A \le 70^{\circ}C$  and  $T_J \le 82^{\circ}C$ .



## Figure 9-1. Voltage versus CPU Frequency

The following table lists the units of measure that are used in this chapter.

#### Table 9-1. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	microwatts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nanoampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	W	ohm
MHz	megahertz	pА	picoampere
MΩ	megaohm	pF	picofarad
μA	microampere	рр	peak-to-peak
μF	microfarad	ppm	parts per million
μH	microhenry	ps	picosecond
μS	microsecond	sps	samples per second
μV	microvolts	s	sigma: one standard deviation
μVrms	microvolts root-mean-square	V	volts



## 9.1 Absolute Maximum Ratings

## Table 9-2. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage Temperature	-55	25	+100	°C	Higher storage temperatures reduces data retention time. Recom- mended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C degrades reliability.
T <sub>A</sub>	Ambient Temperature with Power Applied	-40	-	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	-	+6.0	V	
V <sub>I/O</sub>	DC Input Voltage	Vss - 0.5	-	Vdd + 0.5	V	
V <sub>I/O2</sub>	DC Voltage Applied to Tri-state	Vss - 0.5	-	Vdd + 0.5	V	
I <sub>MI/O</sub>	Maximum Current into any Port Pin	-25	-	+50	mA	
I <sub>MAI/O</sub>	Maximum Current into any Port Pin Configured as Analog Driver	-50	_	+50	mA	
ESD	Electro Static Discharge Voltage	2000	-	—	V	Human Body Model ESD.
LU	Latch-up Current	-	_	200	mA	

## 9.2 Operating Temperature

## Table 9-3. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient Temperature	-40	-	+85	°C	
T <sub>AUSB</sub>	Ambient Temperature using USB	-10	-	+85	°C	
TJ	Junction Temperature	-40	_	+100		The temperature rise from ambient to junction is package specific. See Thermal Impedance on page 41. The user must limit the power consumption to comply with this requirement.



### 9.3 DC Electrical Characteristics

#### 9.3.1 DC Chip Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

### Table 9-4. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	3.0	_	5.25	V	See DC POR and LVD specifications, Table 9-14 on page 28.
I <sub>DD5</sub>	Supply Current, IMO = 24 MHz (5V)	_	14	27	mA	Conditions are Vdd = 5.0V, $T_A = 25 ^{\circ}$ C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off.
I <sub>DD3</sub>	Supply Current, IMO = 24 MHz (3.3V)	-	8	14	mA	Conditions are Vdd = $3.3V$ , T <sub>A</sub> = $25  {}^{\circ}$ C, CPU = $3 $ MHz, SYSCLK doubler disabled, VC1 = $1.5 $ MHz, VC2 = $93.75 $ kHz, VC3 = $0.367 $ kHz, analog power = off.
I <sub>SB</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT. <sup>[3]</sup>	-	3	6.5	μA	Conditions are with internal slow speed oscillator, Vdd = 3.3V, -40 $^{\circ}C \le T_A \le 55 {}^{\circ}C$ , analog power = off.
I <sub>SBH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT at high temper- ature. <sup>[3]</sup>	-	4	25	μA	Conditions are with internal slow speed oscillator, Vdd = $3.3V$ , $55 ^{\circ}C < T_A \le 85 ^{\circ}C$ , analog power = off.

#### 9.3.2 DC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

#### Table 9-5. DC GPI/O Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull Up Resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull Down Resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High Output Level	Vdd - 1.0	-	_	V	I/OH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined I/OH budget.
V <sub>OL</sub>	Low Output Level	-	_	0.75	V	I/OL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 200 mA maximum combined I/OL budget.
V <sub>IL</sub>	Input Low Level	-	-	0.8	V	Vdd = 3.0 to 5.25.
V <sub>IH</sub>	Input High Level	2.1	-		V	Vdd = 3.0 to 5.25.
V <sub>H</sub>	Input Hysterisis	-	60	_	mV	
IIL	Input Leakage (Absolute Value)	-	1	_	nA	Gross tested to 1 µA.
C <sub>IN</sub>	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C <sub>OUT</sub>	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.

Note

<sup>3.</sup> Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions enabled.



## 9.3.3 DC Full Speed USB Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -10°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -10°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 9-6. DC Full Speed (12 Mbps) USB Specifications

Symbol	Description	Min	Тур	Max	Units	Notes				
USB Inter	JSB Interface									
V <sub>DI</sub>	Differential Input Sensitivity	0.2	-	-	V	(D+) - (D-)				
V <sub>CM</sub>	Differential Input Common Mode Range	0.8	-	2.5	V					
V <sub>SE</sub>	Single Ended Receiver Threshold	0.8	-	2.0	V					
CIN	Transceiver Capacitance	-	-	20	pF					
I <sub>I/O</sub>	High-Z State Data Line Leakage	-10	-	10	μA	0V < V <sub>IN</sub> < 3.3V.				
R <sub>EXT</sub>	External USB Series Resistor	23	-	25	W	In series with each USB pin.				
V <sub>UOH</sub>	Static Output High, Driven	2.8	-	3.6	V	15 k $\Omega$ ± 5% to Ground. Internal pull up enabled.				
V <sub>UOHI</sub>	Static Output High, Idle	2.7	-	3.6	V	15 k $\Omega$ ± 5% to Ground. Internal pull up enabled.				
V <sub>UOL</sub>	Static Output Low	-	-	0.3	V	15 k $\Omega$ ± 5% to Ground. Internal pull up enabled.				
Z <sub>O</sub>	USB Driver Output Impedance	28	-	44	W	Including R <sub>EXT</sub> Resistor.				
V <sub>CRS</sub>	D+/D- Crossover Voltage	1.3	-	2.0	V					

#### 9.3.4 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block.

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	- - -	1.6 1.3 1.2	10 8 7.5	mV mV mV	
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	7.0	35.0	μV/ºC	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pА	Gross tested to 1 µA.
C <sub>INOA</sub>	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 <sup>o</sup> C.
V <sub>CMOA</sub>	Common Mode Voltage Range Common Mode Voltage Range (high power or high opamp bias)	0.0 0.5	_	Vdd Vdd - 0.5	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open Loop Gain Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	60 60 80	_	-	dB	

Table 9-7. 5V DC Operational Amplifier Specifications



### Table 9-7. 5V DC Operational Amplifier Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OHIGHO</sub> A	High Output Voltage Swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	Vdd - 0.2 Vdd - 0.2 Vdd - 0.5			V V V	
V <sub>OLOWOA</sub>	Low Output Voltage Swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	_ _ _	_ _ _	0.2 0.2 0.5	V V V	
I <sub>SOA</sub>	Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = Low Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	- - - - -	400 500 800 1200 2400 4600	800 900 1000 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	65	80	_	dB	$\label{eq:Vss} \begin{array}{l} Vss \leq VIN \leq (Vdd - 2.25)  \text{or}  (Vdd \\ -  1.25V) \leq VIN \leq Vdd. \end{array}$

9.3.5 DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 2.4V to 3.0V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 9-8.	DC Low Power	Comparator S	pecifications
------------	--------------	--------------	---------------

Symbol	Description	Min	Тур	Max	Units	Notes
	Low power comparator (LPC) reference voltage range	0.2	-	Vdd - 1	V	
I <sub>SLPC</sub>	LPC supply current	-	10	40	μA	
V <sub>OSLPC</sub>	LPC voltage offset	-	2.5	30	mV	



## 9.3.7 DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Symbol	Description	Min	Тур	Max	Units
BG	Bandgap Voltage Reference	1.28	1.30	1.32	V
-	$AGND = Vdd/2^{[4, 5]}$	Vdd/2 - 0.04	Vdd/2 - 0.01	Vdd/2 + 0.007	V
-	AGND = 2 x BandGap <sup>[4, 5]</sup>	2 x BG - 0.048	2 x BG - 0.030	2 x BG + 0.024	V
-	AGND = P2[4] (P2[4] = Vdd/2) <sup>[4, 5]</sup>	P2[4] - 0.011	P2[4]	P2[4] + 0.011	V
-	AGND = BandGap <sup>[4, 5]</sup>	BG - 0.009	BG + 0.008	BG + 0.016	V
-	AGND = 1.6 x BandGap <sup>[4, 5]</sup>	1.6 x BG - 0.022	1.6 x BG - 0.010	1.6 x BG + 0.018	V
-	AGND Block to Block Variation (AGND = $Vdd/2$ ) <sup>[4, 5]</sup>	-0.034	0.000	0.034	V
-	RefHi = Vdd/2 + BandGap	Vdd/2 + BG - 0.10	Vdd/2 + BG	Vdd/2 + BG + 0.10	V
-	RefHi = 3 x BandGap	3 x BG - 0.06	3 x BG	3 x BG + 0.06	V
-	RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)	2 x BG + P2[6] - 0.113	2 x BG + P2[6] - 0.018	2 x BG + P2[6] + 0.077	V
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	P2[4] + BG - 0.130	P2[4] + BG - 0.016	P2[4] + BG + 0.098	V
-	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] + P2[6] - 0.133	P2[4] + P2[6] - 0.016	P2[4] + P2[6]+ 0.100	V
-	RefHi = 3.2 x BandGap	3.2 x BG - 0.112	3.2 x BG	3.2 x BG + 0.076	V
-	RefLo = Vdd/2 – BandGap	Vdd/2 - BG - 0.04	Vdd/2 - BG + 0.024	Vdd/2 - BG + 0.04	V
-	RefLo = BandGap	BG - 0.06	BG	BG + 0.06	V
-	RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)	2 x BG - P2[6] - 0.084	2 x BG - P2[6] + 0.025	2 x BG - P2[6] + 0.134	V
_	RefLo = P2[4] – BandGap (P2[4] = Vdd/2)	P2[4] - BG - 0.056	P2[4] - BG + 0.026	P2[4] - BG + 0.107	V
-	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] - P2[6] - 0.057	P2[4] - P2[6] + 0.026	P2[4] - P2[6] + 0.110	V

#### Table 9-11. 5V DC Analog Reference Specifications

#### Table 9-12. 3.3V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Мах	Units	
BG	Bandgap Voltage Reference	1.28	1.30	1.32	V	
-	$AGND = Vdd/2^{[4, 5]}$	Vdd/2 - 0.03	Vdd/2 - 0.01	Vdd/2 + 0.005	V	
-	AGND = 2 x BandGap <sup>[4, 5]</sup>		Not Allowed			
-	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.008	P2[4] + 0.001	P2[4] + 0.009	V	
_	AGND = BandGap <sup>[4, 5]</sup>	BG - 0.009	BG + 0.005	BG + 0.015	V	
-	AGND = 1.6 x BandGap <sup>[4, 5]</sup>	1.6 x BG - 0.027	1.6 x BG - 0.010	1.6 x BG + 0.018	V	
-	AGND Column to Column Variation (AGND = Vdd/2) <sup>[4, 5]</sup>	-0.034	0.000	0.034	V	
-	RefHi = Vdd/2 + BandGap		Not Allowed			
-	RefHi = 3 x BandGap		Not Allowed			
-	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)		Not Allowed			
-	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed				
-	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.075	P2[4] + P2[6] - 0.009	P2[4] + P2[6] + 0.057	V	



### Table 9-12. 3.3V DC Analog Reference Specifications (continued)

Symbol	Description	Min	Тур	Max	Units		
_	RefHi = 3.2 x BandGap	Not Allowed					
-	RefLo = Vdd/2 - BandGap	Not Allowed					
_	RefLo = BandGap	Not Allowed					
-	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)		Not Allowed				
-	RefLo = P2[4] – BandGap (P2[4] = Vdd/2)		Not Allowed				
-	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.048	P2[4]- P2[6] + 0.022	P2[4] - P2[6] + 0.092	V		

#### 9.3.8 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

#### Table 9-13. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>CT</sub>	Resistor Unit Value (Continuous Time)	-	12.2	-	kΩ	
C <sub>SC</sub>	Capacitor Unit Value (Switched Capacitor)	-	80	-	fF	

Note

AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V ± 0.02V.
 Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.



## 9.3.10 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 9-15. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
I <sub>DDP</sub>	Supply Current During Programming or Verify	-	15	30	mA	
V <sub>ILP</sub>	Input Low Voltage During Programming or Verify	-	-	0.8	V	
V <sub>IHP</sub>	Input High Voltage During Programming or Verify	2.1	-	-	V	
I <sub>ILP</sub>	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	-	0.2	mA	Driving internal pull down resistor.
I <sub>IHP</sub>	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	-	1.5	mA	Driving internal pull down resistor.
V <sub>OLV</sub>	Output Low Voltage During Programming or Verify	-	-	Vss + 0.75	V	
V <sub>OHV</sub>	Output High Voltage During Programming or Verify	Vdd - 1.0	-	Vdd	V	
Flash <sub>ENP</sub> B	Flash Endurance (per block)	50,000	-	-	-	Erase/write cycles per block.
Flash <sub>ENT</sub>	Flash Endurance (total) <sup>[8]</sup>	1,800,0 00	-	_	_	Erase/write cycles.
Flash <sub>DR</sub>	Flash Data Retention	10	-	_	Years	

Note

A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).
 For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.



When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.



Figure 9-4. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.

Figure 9-5. Typical Opamp Noise





## 9.4.7 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

#### Table 9-23. AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency for USB Applications	23.94	24	24.06	MHz	
-	Duty Cycle	47	50	53	%	
-	Power up to IMO Switch	150	-	-	μS	

#### 9.4.8 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

#### Table 9-24. 5V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High			2.5 2.5	μs μs	
Τ <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High			2.2 2.2	μs μs	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100 pF Load Power = Low Power = High	0.65 0.65			V/μs V/μs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100 pF Load Power = Low Power = High	0.65 0.65		_ _	V/μs V/μs	
BW <sub>OBSS</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100 pF Load Power = Low Power = High	0.8 0.8	_ _	_ _	MHz MHz	
BW <sub>OBLS</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100 pF Load Power = Low Power = High	300 300			kHz kHz	



## 10. Packaging Dimensions

This section illustrates the package specification for the CY8C24x94 PSoC devices, along with the thermal impedance for the package and solder reflow peak temperatures.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.



## Figure 10-1. 56-Pin (8x8 mm) QFN

## NOTES:

1. 🕅 HATCH AREA IS SOLDERABLE EXPOSED METAL.

- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.162g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]

### 5. PACKAGE CODE

PART #	DESCRIPTION
LF56A	STANDARD
LY56A	PB-FREE

001-12921 \*\*





#### 10.1 Thermal Impedance

#### Table 10-1. Thermal Impedance for the Package

Package	Typical $\theta_{JA}$ [15]
56 QFN <sup>[16]</sup>	12.93 °C/W
68 QFN <sup>[16]</sup>	13.05 °C/W
100 VFBGA	65 °C/W
100 TQFP	51 °C/W

### 10.2 Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

#### Table 10-2. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature <sup>[17]</sup>	Maximum Peak Temperature
56 QFN	240°C	260°C
68 QFN	240°C	260°C
100 VFBGA	240°C	260°C

Notes

<sup>15.</sup>  $T_J = T_A + POWER \times \theta_{JA}$ 

<sup>16.</sup> To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane.

<sup>17.</sup> Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products		<b>PSoC Solutions</b>	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2004-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-12018 Rev. \*O

#### Revised June 11, 2009

Page 47 of 47

PSoC Designer™ and Programmable System-on-Chip™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.