



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

2010	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f873at-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	PDIP, SOIC, SSOP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description		
					PORTB is a bidirectional I/O port. PORTB can be software		
					programmed for internal weak pull-ups on all inputs.		
RB0/INT	21	18		TTL/ST <sup>(1)</sup>			
RB0			I/O		Digital I/O.		
INT			I		External interrupt.		
RB1	22	19	I/O	TTL	Digital I/O.		
RB2	23	20	I/O	TTL	Digital I/O.		
RB3/PGM	24	21		TTL			
RB3			I/O		Digital I/O.		
PGM			I		Low-voltage (single-supply) ICSP programming enable pir		
RB4	25	22	I/O	TTL	Digital I/O.		
RB5	26	23	I/O	TTL	Digital I/O.		
RB6/PGC	27	24		TTL/ST <sup>(2)</sup>			
RB6			I/O		Digital I/O.		
PGC			I		In-circuit debugger and ICSP programming clock.		
RB7/PGD	28	25		TTL/ST <sup>(2)</sup>			
RB7	-	-	I/O		Digital I/O.		
PGD			I/O		In-circuit debugger and ICSP programming data.		
					PORTC is a bidirectional I/O port.		
RC0/T1OSO/T1CKI	11	8		ST			
RC0		-	I/O		Digital I/O.		
T1OSO			0		Timer1 oscillator output.		
T1CKI			I		Timer1 external clock input.		
RC1/T1OSI/CCP2	12	9		ST			
RC1			I/O		Digital I/O.		
T1OSI			1		Timer1 oscillator input.		
CCP2			I/O		Capture2 input, Compare2 output, PWM2 output.		
RC2/CCP1	13	10		ST			
RC2			I/O		Digital I/O.		
CCP1			I/O		Capture1 input, Compare1 output, PWM1 output.		
RC3/SCK/SCL	14	11	1/0	ST	District VO		
RC3 SCK			I/O I/O		Digital I/O. Synchronous serial clock input/output for SPI mode.		
SCL			1/O		Synchronous serial clock input/output for Sr I mode.		
RC4/SDI/SDA	15	12	., 0	ST			
RC4	15	12	I/O	51	Digital I/O.		
SDI			., c		SPI data in.		
SDA			I/O		I <sup>2</sup> C data I/O.		
RC5/SDO	16	13		ST			
RC5			I/O		Digital I/O.		
SDO			0		SPI data out.		
RC6/TX/CK	17	14		ST			
RC6			I/O		Digital I/O.		
TX			0		USART asynchronous transmit.		
CK			I/O		USART1 synchronous clock.		
RC7/RX/DT	18	15		ST			
RC7			I/O		Digital I/O.		
RX DT			I/O		USART asynchronous receive.		
	0.40	<b>F A</b>			USART synchronous data.		
Vss	8, 19 20	5,6	P		Ground reference for logic and I/O pins. Positive supply for logic and I/O pins.		
Vdd		17	Р				

TABLE 1-2: PIC16F873A/876A PINOUT DESCRIPTION (CONTINUE
---

**Note 1:** This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

### 2.2.2.1 Status Register

The Status register contains the arithmetic status of the ALU, the Reset status and the bank select bits for data memory.

The Status register can be the destination for any instruction, as with any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable, therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the Status register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register because these instructions do not affect the Z, C or DC bits from the Status register. For other instructions not affecting any status bits, see Section 15.0 "Instruction Set Summary".

Note:	The <u>C</u> and <u>DC</u> bits operate as a borrow and digit borrow bit, respectively, in sub-									
	traction. See the SUBLW and SUBWF instructions for examples.									

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x					
	IRP	RP1	RP0	TO	PD	Z	DC	С					
	bit 7							bit 0					
bit 7	•			ed for indired	t addressing)								
		2, 3 (100h-1f ), 1 (00h-FFI	,										
bit 6-5	RP1:RP0:	RP1:RP0: Register Bank Select bits (used for direct addressing)											
	11 = Bank 3 (180h-1FFh)												
	10 = Bank 2 (100h-17Fh) 01 = Bank 1 (80h-FFh)												
		0 (00h-7Fh)											
		is 128 byte											
bit 4	TO: Time-	out bit											
				iction or SLI	EEP instruction								
1.11.0		T time-out or	curred										
bit 3	PD: Power		with a GI DW										
	-	ower-up or b ocution of the	-		JU								
bit 2	Z: Zero bit												
		sult of an ar		•									
				•	on is not zero								
bit 1			•		BLW, SUBWF ins	tructions)							
		i, the polarity			e result occurre	<sup>ad</sup>							
	•	ry-out from t				u							
bit 0		•			UBWF instruction	ons)							
					f the result occu								
	0 = No carry-out from the Most Significant bit of the result occurred												
	Note:				d. A subtraction								
				•	nd. For rotate ( order bit of the			s, this dit is					
		iouded with		nigh, or low		Source reg	10101.						
	Legend:												
	R = Reada	ahle hit	W = V	Vritable bit	LI = Unimpl	emented h	it_read as '	0'					

R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 2.2.2.5 PIR1 Register

The PIR1 register contains the individual flag bits for the peripheral interrupts.

# **Note:** Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt bits are clear prior to enabling an interrupt.


<b>REGISTER 2-5:</b>	PIR1 REGI	STER (AD	DRESS 0	Ch)							
	R/W-0	R/W-0	R-0	, R-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF			
	bit 7							bit 0			
bit 7	<b>PSPIF:</b> Par	allel Slave I	Port Read/W	/rite Interrup	t Flag bit <sup>(1)</sup>						
	1 = A read 0 = No read	or a write op I or write ha	peration has as occurred	taken place	e (must be cl		tware) maintain this	bit clear.			
bit 6			nterrupt Flag								
	1 = An A/D	conversion									
bit 5	RCIF: USART Receive Interrupt Flag bit										
		. = The USART receive buffer is full = The USART receive buffer is empty									
bit 4	TXIF: USAF	RT Transmit	t Interrupt Fl	ag bit							
			nit buffer is e nit buffer is f								
bit 3	-		Serial Port (S		-						
	<ul> <li>1 = The SSP interrupt condition has occurred and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are:</li> <li>SPI – A transmission/reception has taken place.</li> <li>I<sup>2</sup>C Slave – A transmission/reception has taken place.</li> <li>I<sup>2</sup>C Master <ul> <li>A transmission/reception has taken place.</li> <li>The initiated Start condition was completed by the SSP module.</li> <li>The initiated Restart condition was completed by the SSP module.</li> <li>The initiated Restart condition was completed by the SSP module.</li> <li>The initiated Restart condition was completed by the SSP module.</li> <li>A start condition occurred while the SSP module was Idle (multi-master system).</li> <li>A Stop condition has occurred</li> </ul> </li> </ul>										
bit 2	CCP1IF: CO	CP1 Interru	pt Flag bit								
		I register ca	apture occur capture occu		e cleared in	software)					
		I register co	ompare mate			eared in soft	ware)				
	<u>PWM mode</u> Unused in t										
bit 1	TMR2IF: TM	/IR2 to PR2	2 Match Inter	rrupt Flag bit	t						
			ch occurred natch occurr		ared in soft	vare)					
bit 0											
	Legend:							]			
	R = Readat	ole bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'			
	- n = Value		'1' = B	it is set		s cleared	x = Bit is u				

REGISTER 3-1:	EECON1 REGISTER (ADDRESS 18Ch)										
	R/W-x	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0			
	EEPGD	_	_	_	WRERR	WREN	WR	RD			
	bit 7							bit 0			
bit 7	EEPGD: Pi	ogram/Data	EEPROM	Select bit							
	0 = Access	<ul> <li>1 = Accesses program memory</li> <li>0 = Accesses data memory</li> <li>Reads '0' after a POR; this bit cannot be changed while a write operation is in progress.</li> </ul>									
bit 6-4	Unimplem	Unimplemented: Read as '0'									
bit 3	WRERR: E	WRERR: EEPROM Error Flag bit									
	<ul> <li>1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during normal operation)</li> <li>0 = The write operation completed</li> </ul>										
bit 2	WREN: EE	PROM Writ	e Enable bit								
		write cycles write to the									
bit 1	WR: Write	Control bit									
	can on	ly be set (no	cle. The bit ot cleared) ii EEPROM is		/ hardware o	once write is	s complete.	The WR bit			
bit 0	RD: Read	Control bit									
	<ul> <li>1 = Initiates an EEPROM read; RD is cleared in hardware. The RD bit can only be set (n cleared) in software.</li> <li>0 = Does not initiate an EEPROM read</li> </ul>										
	Legend:										
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as '	0'			


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x =	= Bit is unknown

NOTES:

### FIGURE 4-2: BLOCK DIAGRAM OF RA4/T0CKI PIN



#### FIGURE 4-3: BLOCK DIAGRAM OF RA5 PIN



Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit 0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	bit 1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/ Compare2 output/PWM2 output.
RC2/CCP1	bit 2	ST	Input/output port pin or Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL	bit 3	ST	RC3 can also be the synchronous serial clock for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	bit 4	ST	RC4 can also be the SPI data in (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit 5	ST	Input/output port pin or Synchronous Serial Port data output.
RC6/TX/CK	bit 6	ST	Input/output port pin or USART asynchronous transmit or synchronous clock.
RC7/RX/DT	bit 7	ST	Input/output port pin or USART asynchronous receive or synchronous data.

## TABLE 4-5:PORTC FUNCTIONS

**Legend:** ST = Schmitt Trigger input

# TABLE 4-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC	ORTC Data Direction Register							1111 1111	1111 1111

**Legend:** x = unknown, u = unchanged

# 8.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as one of the following:

- Every falling edge
- Every rising edge
- Every 4th rising edge
- · Every 16th rising edge


The type of event is configured by control bits, CCP1M3:CCP1M0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>), is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new value.

#### 8.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note: If	the RC2/CCP1 pin is configured as an
	utput, a write to the port can cause a apture condition.

#### FIGURE 8-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



## 8.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode, or Synchronized Counter mode, for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

### 8.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

## 8.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 8-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

#### EXAMPLE 8-1: CHANGING BETWEEN CAPTURE PRESCALERS


CLRF	CCP1CON	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load the W reg with
		;	the new prescaler
		;	move value and CCP ON
MOVWF	CCP1CON	;	Load CCP1CON with this
		;	value
		;;;	the new prescaler move value and CCP O Load CCPICON with the

	=			•						_			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		all o	ie on other sets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	_	_	_	_	_	_	_	CCP2IF		0		0
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2	—	—	_	—	_	—	—	CCP2IE		0		0
87h	TRISC	PORTC D	Data Directio	n Register						1111	1111	1111	1111
11h	TMR2	Timer2 M	odule's Reg	ister						0000	0000	0000	0000
92h	PR2	Timer2 M	odule's Peri	od Register						1111	1111	1111	1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/C	Compare/PV	VM Registe	r 1 (LSB)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/C	Compare/PV	VM Registe	r 1 (MSB)					xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh	CCPR2L	Capture/Compare/PWM Register 2 (LSB)										uuuu	uuuu
1Ch	CCPR2H	Capture/C	Compare/PV	VM Registe	r 2 (MSB)					xxxx	xxxx	uuuu	uuuu
1Dh	CCP2CON	_	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

TABLE 8-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.



# 9.4.8 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low, while SCL is high, is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.


**Note:** If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag (BCLIF) is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.

# 9.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.

# FIGURE 9-19: FIRST START BIT TIMING



# 9.4.9 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I<sup>2</sup>C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low to high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).


### 9.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

# FIGURE 9-20: REPEAT START CONDITION WAVEFORM





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: BOR	all c	ie on other sets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	0000	000x
19h	TXREG	USART Tr	ansmit Re	egister						0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	0000	-010	0000	-010
99h	SPBRG	Baud Rate	Generat	or Registe	r					0000	0000	0000	0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

#### 10.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode. Bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during Sleep. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Reception, follow these steps:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- 9. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	x000 000x
1Ah	RCREG	USART R	eceive R	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	G Baud Rate Generator Register									0000 0000

#### TABLE 10-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices, always maintain these bits clear.

## 11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TaD) must be selected to ensure a minimum TaD time of 1.6  $\mu s.$ 

Table 11-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

# 11.3 Configuring Analog Port Pins

The ADCON1 and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, any pin configured as an analog input channel will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
  - 2: Analog levels on any pin that is defined as a digital input (including the AN7:AN0 pins) may cause the input buffer to consume current that is out of the device specifications.

AD Clo	AD Clock Source (TAD)					
Operation	ADCS2:ADCS1:ADCS0	Maximum Device Frequency				
2 Tosc	000	1.25 MHz				
4 Tosc	100	2.5 MHz				
8 Tosc	001	5 MHz				
16 Tosc	101	10 MHz				
32 Tosc	010	20 MHz				
64 Tosc	110	20 MHz				
RC <sup>(1, 2, 3)</sup>	x11	(Note 1)				

## TABLE 11-1: TAD vs. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (F))

Note 1: The RC source has a typical TAD time of 4  $\mu$ s but can vary between 2-6  $\mu$ s.

**2:** When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for Sleep operation.

3: For extended voltage devices (LF), please refer to Section 17.0 "Electrical Characteristics".


# 14.4 MCLR

PIC16F87XA devices have a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive  $\overline{\text{MCLR}}$  pin low.

The behavior of the ESD protection on the MCLR pin differs from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both Resets and current consumption outside of device specification during the Reset event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RCR network, as shown in Figure 14-5, is suggested.

FIGURE 14-5: RECOMMENDED MCLR CIRCUIT



# 14.5 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of <u>1.2V-1.7V</u>). To take advantage of the POR, tie the MCLR pin to VDD through an RC network, as described in **Section 14.4** "**MCLR**". A maximum rise time for VDD is specified. See **Section 17.0** "**Electrical Characteristics**" for details.

When the device starts normal operation (exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met. Brown-out Reset may be used to meet the start-up conditions. For additional information, refer to application note, *AN607, "Power-up Trouble Shooting*" (DS00607).

# 14.6 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in Reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable or disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See **Section 17.0 "Electrical Characteristics"** for details (TPWRT, parameter #33).

# 14.7 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a delay of 1024 oscillator cycles (from OSC1 input) after the PWRT delay is over (if PWRT is enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from Sleep.

# 14.8 Brown-out Reset (BOR)

The configuration bit, BODEN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter D005, about 4V) for longer than TBOR (parameter #35, about 100  $\mu$ S), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a Reset may not occur.


Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer then keeps the device in Reset for TPWRT (parameter #33, about 72 mS). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR with the Power-up Timer Reset. The Power-up Timer is always enabled when the Brown-out Reset circuit is enabled, regardless of the state of the PWRT configuration bit.

## 14.9 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR Reset occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of Reset.

If MCLR is kept low long enough, the time-outs will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F87XA device operating in parallel.

Table 14-5 shows the Reset conditions for the Status, PCON and PC registers, while Table 14-6 shows the Reset conditions for all the registers.



Param No.	Symbol	Characteristic	Min	Тур†	Мах	Units	Conditions	
10*	TosH2ckL	OSC1 ↑ to CLKO $\downarrow$	_	75	200	ns	(Note 1)	
11*	TosH2ckH	OSC1 ↑ to CLKO ↑		—	75	200	ns	(Note 1)
12*	TCKR	CLKO Rise Time		—	35	100	ns	(Note 1)
13*	ТскF	CLKO Fall Time	—	35	100	ns	(Note 1)	
14*	TCKL2IOV	CLKO ↓ to Port Out Valid	—		0.5 TCY + 20	ns	(Note 1)	
15*	ТюV2скН	Port In Valid before CLKO ↑	Tosc + 200	—	_	ns	(Note 1)	
16*	TCKH2IOI	Port In Hold after CLKO ↑	0	—	_	ns	(Note 1)	
17*	TosH2IoV	OSC1 ↑ (Q1 cycle) to Port Out Va	alid	—	100	255	ns	
18*	TosH2iol	OSC1 ↑ (Q2 cycle) to Port Input	Standard (F)	100	—	—	ns	
		Invalid (I/O in hold time)	Extended (LF)	200	—	_	ns	
19*	TIOV20sH	Port Input Valid to OSC1 ↑ (I/O in	setup time)	0		—	ns	
20*	TIOR	Port Output Rise Time	Standard (F)	—	10	40	ns	
			Extended (LF)	—		145	ns	
21*	TIOF	Port Output Fall Time	Standard (F)	—	10	40	ns	
		Extended (LF)		—		145	ns	
22††*	TINP	INT pin High or Low Time	Тсү	—	_	ns		
23††*	Trbp	RB7:RB4 Change INT High or Lo	w Time	Тсү	—	_	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

†† These parameters are asynchronous events not related to any internal clock edges.

**Note 1:** Measurements are taken in RC mode where CLKO output is 4 x Tosc.

\*




TABLE 17-15: A/D CONVERSION REQUIREMENTS
--

Param No.	Symbol	Characte	eristic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D Clock Period	PIC16F87XA	1.6	—	_	μs	Tosc based, VREF $\geq$ 3.0V
			PIC16LF87XA	3.0	—	_	μS	Tosc based, VREF $\ge 2.0V$
			PIC16F87XA	2.0	4.0	6.0	μS	A/D RC mode
		PIC16LF87XA		3.0	6.0	9.0	μS	A/D RC mode
131	TCNV	Conversion Time (not (Note 1)		—	12	TAD		
132	TACQ	Acquisition Time	(Note 2)	40	_	μS		
				10*	_		μs	The minimum time is the amplifier settling time. This may be used if the "new" input volt- age has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D Clock Start			Tosc/2 §		_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.


\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


§ This specification ensured by design.

- **Note 1:** ADRES register may be read on the following TCY cycle.
  - 2: See Section 11.1 "A/D Acquisition Requirements" for minimum conditions.






#### FIGURE 18-8: AVERAGE Fosc vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 100 pF, +25°C)



# 40-Lead Plastic Dual In-line (P) - 600 mil (PDIP)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*		MILLIMETERS			
Dimensio	MIN	NOM	MAX	MIN	NOM	MAX		
Number of Pins	n		40			40		
Pitch	р		.100			2.54		
Top to Seating Plane	А	.160	.175	.190	4.06	4.45	4.83	
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	E	.595	.600	.625	15.11	15.24	15.88	
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22	
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45	
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-011

Drawing No. C04-016