



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f877a-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2.4 PIE1 Register

The PIE1 register contains the individual enable bits for the peripheral interrupts.

Note:	Bit PEIE (INTCON<6>) must be set to
	enable any peripheral interrupt.

REGISTER 2-4:	PIE1 REG	STER (AD	DRESS 8	Ch)						
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE		
	bit 7							bit 0		
bit 7	PSPIE: Par 1 = Enable 0 = Disable	rallel Slave s the PSP r s the PSP r	Port Read/ ead/write in read/write ir	Vrite Interru terrupt hterrupt	pt Enable bit ⁽¹⁾		cintoin this	hit close		
	Note 1:	POPIE IS IS	eserved on	PIC 10F0/3/	A/676A devices	, aiways m	amamunis	Dit clear.		
bit 6	ADIE: A/D	Converter li	nterrupt Ena	able bit						
	1 = Enables 0 = Disables	s the A/D co s the A/D c	onverter inte	errupt						
bit 5	RCIE: USART Receive Interrupt Enable bit									
	1 = Enables the USART receive interrupt									
hit 4	0 = Disables the USART receive interrupt									
DIT 4	I ALE: USART TRANSMIT INTERFUDI ENADIE DIT									
	0 = Disables the USART transmit interrupt									
bit 3	SSPIE: Syr	nchronous S	Serial Port I	nterrupt Ena	ble bit					
	 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt 									
bit 2	CCP1IE: C	CP1 Interru	pt Enable b	it						
	1 = Enable 0 = Disable	s the CCP1 s the CCP1	interrupt interrupt							
bit 1	TMR2IE: T	MR2 to PR2	2 Match Inte	errupt Enable	e bit					
	1 = Enable 0 = Disable	s the TMR2 s the TMR2	to PR2 ma to PR2 ma	tch interrupt atch interrup	t					
bit 0	TMR1IE: T	MR1 Overfle	ow Interrupt	Enable bit						
	1 = Enable 0 = Disable	s the TMR1 s the TMR1	overflow in overflow ir	terrupt nterrupt						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.6 **PIE2** Register

The PIE2 register contains the individual enable bits for the CCP2 peripheral interrupt, the SSP bus collision interrupt, EEPROM write operation interrupt and the comparator interrupt.

- n = Value at POR

REGISTER 2-6:	PIE2 REG	ISTER (AC	DRESS 8	Dh)						
	U-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0		
		CMIE	_	EEIE	BCLIE	_	_	CCP2IE		
	bit 7							bit 0		
bit 7	Unimplem	ented: Read	d as '0'							
bit 6	CMIE: Con	nparator Inte	errupt Enabl	e bit						
	1 = Enable 0 = Disable	s the compa the compa	arator interro rator interru	upt pt						
bit 5	Unimplem	ented: Read	d as '0'							
bit 4	EEIE: EEPROM Write Operation Interrupt Enable bit									
	 1 = Enable EEPROM write interrupt 0 = Disable EEPROM write interrupt 									
bit 3	BCLIE: Bus Collision Interrupt Enable bit									
	 1 = Enable bus collision interrupt 0 = Disable bus collision interrupt 									
bit 2-1	Unimplemented: Read as '0'									
bit 0	CCP2IE: CCP2 Interrupt Enable bit									
	 1 = Enables the CCP2 interrupt 0 = Disables the CCP2 interrupt 									
	Legend:									
	R = Reada	ble bit	VV = V	Vritable bit	U = Unimpl	emented bi	it, read as '	0'		

'1' = Bit is set

'0' = Bit is cleared

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

x = Bit is unknown

NOTES:

3.6 Writing to Flash Program Memory

Flash program memory may only be written to if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT1:WRT0 of the device configuration word (Register 14-1). Flash program memory must be written in four-word blocks. A block consists of four words with sequential addresses, with a lower boundary defined by an address, where EEADR<1:0> = 00. At the same time, all block writes to program memory are done as erase and write operations. The write operation is edge-aligned and cannot occur across boundaries.

To write program data, it must first be loaded into the buffer registers (see Figure 3-1). This is accomplished by first writing the destination address to EEADR and EEADRH and then writing the data to EEDATA and EEDATH. After the address and data have been set up, then the following sequence of events must be executed:

- 1. Set the EEPGD control bit (EECON1<7>).
- 2. Write 55h, then AAh, to EECON2 (Flash programming sequence).
- 3. Set the WR control bit (EECON1<1>).

All four buffer register locations **MUST** be written to with correct data. If only one, two or three words are being written to in the block of four words, then a read from the program memory location(s) not being written to must be performed. This takes the data from the program location(s) not being written and loads it into the EEDATA and EEDATH registers. Then the sequence of events to transfer data to the buffer registers must be executed. To transfer data from the buffer registers to the program memory, the EEADR and EEADRH must point to the last location in the four-word block (EEADR<1:0> = 11). Then the following sequence of events must be executed:

- 1. Set the EEPGD control bit (EECON1<7>).
- 2. Write 55h, then AAh, to EECON2 (Flash programming sequence).
- Set control bit WR (EECON1<1>) to begin the write operation.

The user must follow the same specific sequence to initiate the write for each word in the program block, writing each program word in sequence (00, 01, 10, 11). When the write is performed on the last word (EEADR<1:0> = 11), the block of four words are automatically erased and the contents of the buffer registers are written into the program memory.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase/write operation. The user must place two NOP instructions after the WR bit is set. Since data is being written to buffer registers, the writing of the first three words of the block appears to occur immediately. The processor will halt internal operations for the typical 4 ms, only during the cycle in which the erase takes place (i.e., the last word of the four-word block). This is not Sleep mode as the clocks and peripherals will continue to run. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction. If the sequence is performed to any other location, the action is ignored.



3.7 Protection Against Spurious Write

There are conditions when the device should not write to the data EEPROM or Flash program memory. To protect against spurious writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents an EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

3.8 Operation During Code-Protect

When the data EEPROM is code-protected, the microcontroller can read and write to the EEPROM normally. However, all external access to the EEPROM is disabled. External write access to the program memory is also disabled.

When program memory is code-protected, the microcontroller can read and write to program memory normally, as well as execute instructions. Writes by the device may be selectively inhibited to regions of the memory depending on the setting of bits WR1:WR0 of the configuration word (see **Section 14.1 "Configuration Bits"** for additional information). External access to the memory is also disabled.

TABLE 3-1:REGISTERS/BITS ASSOCIATED WITH DATA EEPROM AND
FLASH PROGRAM MEMORIES

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets
10Ch	EEDATA	EEPROM	EPROM/Flash Data Register Low Byte								
10Dh	EEADR	EEPRON	EEPROM/Flash Address Register Low Byte xxxx							xxxx xxxx	uuuu uuuu
10Eh	EEDATH	_	_	EEPROM/Flash Data Register High Byte							0 q000
10Fh	EEADRH	_	_	—	EEPROM/Flash Address Register High Byte						
18Ch	EECON1	EEPGD		—		WRERR	WREN	WR	RD	x x000	0 q000
18Dh	EECON2	EEPRON	EEPROM Control Register 2 (not a physical register)								
0Dh	PIR2		CMIF	_	EEIF	BCLIF	_	_	CCP2IF	-0-0 00	-0-0 00
8Dh	PIE2	_	CMIE	—	EEIE	BCLIE	_	—	CCP2IE	-0-0 00	-0-0 00

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends upon condition. Shaded cells are not used by data EEPROM or Flash program memory.

5.2 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

5.3 Prescaler

REGISTER 5-1:

There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the

OPTION REG REGISTER

Timer0 module means that there is no prescaler for the Watchdog Timer and vice versa. This prescaler is not readable or writable (see Figure 5-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF1, MOVWF1, BSF1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

		_								
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0		
	bit 7							bit		
t 7	RBPU									
t 6	INTEDG									
t 5	TOCS: TM	R0 Clock So	urce Select	bit						
	1 = Transit 0 = Interna	ion on T0CK al instruction	íl pin cycle clock	(CLKO)						
t 4	TOSE: TMI	R0 Source E	dge Select	bit						
	1 = Increm 0 = Increm	ient on high-f	to-low trans	sition on TOC sition on TOC	CKI pin CKI pin					
t 3	PSA: Prescaler Assignment bit									
	1 = Presca 0 = Presca	aler is assign aler is assign	ed to the W ed to the Ti	/DT mer0 modul	e					
t 2-0	PS2:PS0: Prescaler Rate Select bits									
	Bit Value TMR0 Rate WDT Rate									
	000 001 010 011 100 101 110 111	1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256	1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128							
	Legend:									
	R = Reada	able bit	VV = V	Vritable bit	U = Unimp	plemented b	it, read as '	0'		
						ماممتعما		- 1		

be followed even if the WDT is disabled.

NOTES:

6.4 Timer1 Operation in Asynchronous Counter Mode

If control bit $\overline{T1SYNC}$ (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt-on-overflow which will wake-up the processor. However, special precautions in software are needed to read/write the timer.

In Asynchronous Counter mode, Timer1 cannot be used as a time base for capture or compare operations.

6.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

6.5 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator, rated up to 200 kHz. It will continue to run during Sleep. It is primarily intended for use with a 32 kHz crystal. Table 6-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 6-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Osc Type	Freq.	C1	C2						
LP	32 kHz	33 pF	33 pF						
	100 kHz	15 pF	15 pF						
	200 kHz	15 pF	15 pF						
These va	These values are for design guidance only.								
	Crystals	Tested:							
32.768 kHz	Epson C-00	Epson C-001R32.768K-A ± 20 PPM							
100 kHz	Epson C-2 100.00 KC-P ± 20 PPM								
200 kHz	STD XTL :	STD XTL 200.000 kHz ± 20 PPM							

Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.

2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

6.6 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 or CCP2 module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note:	The special event triggers from the CCP1
	and CCP2 modules will not set interrupt
	flag bit, TMR1IF (PIR1<0>).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register for Timer1.

9.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the

SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL (SSPCON<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 9-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

EXAMPLE 9-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received(transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF MOVWF	TXDATA, W SSPBUF	;W reg = contents of TXDATA ;New data to xmit

9.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISC<4> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

9.3.4 TYPICAL CONNECTION

Figure 9-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



FIGURE 9-2: SPI MASTER/SLAVE CONNECTION

RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)								
W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x		
X9	SREN	CREN	ADDEN	FERR	OERR	RX9D		
						bit 0		
ort Ena	ble bit							
nabled isabled	l (configures 1	RC7/RX/D1	and RC6/T	X/CK pins a	as serial port	: pins)		
ive Ena	able bit							
recep	tion tion							
eceive	Enable bit							
<u>node:</u>								
<u> de – N</u>	Master:							
gle rec	eive							
igle rec	reception is	complete.						
Synchronous mode – Slave:								
Don't care.								
CREN: Continuous Receive Enable bit								
Asynchronous mode:								
1 = Enables continuous receive								
Svnchronous mode:								
1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)								
0 = Disables continuous receive								
ADDEN: Address Detect Enable bit								
Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enables interrupt and load of the receive buffer when RSR<8>								
 Is set Disables address detection, all bytes are received and ninth bit can be used as parity bit 								
FERR: Framing Error bit								
 1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error 								
Error	bit							
or (can error	be cleared l	by clearing t	oit CREN)					
f Rece	ived Data (c	an be parity	bit but must	be calculat	ed by user fi	irmware)		
	n Error or (can error of Rece	n Error bit or (can be cleared l error of Received Data (c	n Error bit or (can be cleared by clearing b error of Received Data (can be parity	h Error bit or (can be cleared by clearing bit CREN) error of Received Data (can be parity bit but must	n Error bit or (can be cleared by clearing bit CREN) error of Received Data (can be parity bit but must be calculat	n Error bit or (can be cleared by clearing bit CREN) error of Received Data (can be parity bit but must be calculated by user fi		

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			



FIGURE 10-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

10.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in Sleep mode. Slave mode is entered by clearing bit, CSRC (TXSTA<7>).

10.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Transmission, follow these steps:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

CONFIGURATION WORD (ADDRESS 2007h)⁽¹⁾ REGISTER 14-1: R/P-1 U-0 **R/P-1** R/P-1 R/P-1 R/P-1 R/P-1 **R/P-1** U-0 U-0 **R/P-1** R/P-1 **R/P-1** R/P-1 CP DEBUG WRT1 WRT0 CPD PWRTEN WDTEN Fosc1 LVP BOREN Fosc0 bit 13 bit0 bit 13 CP: Flash Program Memory Code Protection bit 1 = Code protection off0 = All program memory code-protected bit 12 Unimplemented: Read as '1' DEBUG: In-Circuit Debugger Mode bit bit 11 1 = In-Circuit Debugger disabled, RB6 and RB7 are general purpose I/O pins 0 = In-Circuit Debugger enabled, RB6 and RB7 are dedicated to the debugger bit 10-9 WRT1:WRT0 Flash Program Memory Write Enable bits For PIC16F876A/877A: 11 = Write protection off; all program memory may be written to by EECON control 10 = 0000h to 00FFh write-protected; 0100h to 1FFFh may be written to by EECON control 01 = 0000h to 07FFh write-protected; 0800h to 1FFFh may be written to by EECON control 00 = 0000h to 0FFFh write-protected; 1000h to 1FFFh may be written to by EECON control For PIC16F873A/874A: 11 = Write protection off; all program memory may be written to by EECON control 10 = 0000h to 00FFh write-protected; 0100h to 0FFFh may be written to by EECON control 01 = 0000h to 03FFh write-protected; 0400h to 0FFFh may be written to by EECON control 00 = 0000h to 07FFh write-protected; 0800h to 0FFFh may be written to by EECON control bit 8 CPD: Data EEPROM Memory Code Protection bit 1 = Data EEPROM code protection off 0 = Data EEPROM code-protected bit 7 LVP: Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit 1 = RB3/PGM pin has PGM function; low-voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming bit 6 BOREN: Brown-out Reset Enable bit 1 = BOR enabled0 = BOR disabled Unimplemented: Read as '1' bit 5-4 **PWRTEN:** Power-up Timer Enable bit bit 3 1 = PWRT disabled 0 = PWRT enabled bit 2 WDTEN: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled Fosc1:Fosc0: Oscillator Selection bits bit 1-0 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Legend:

R = Readable bit P = Programmable bit

U = Unimplemented bit, read as '0'

n = Value when device is unprogrammed

u = Unchanged from programmed state

Note 1: The erased (unprogrammed) value of the Configuration Word is 3FFFh.



FIGURE 14-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



FIGURE 14-9: SLOW RISE TIME (MCLR TIED TO VDD VIA RC NETWORK)



17.1 DC Characteristics: PIC16F873A/874A/876A/877A (Industrial, Extended) PIC16LF873A/874A/876A/877A (Industrial) (Continued)

PIC16LF873A/874A/876A/877A (Industrial)				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
PIC16F873A/874A/876A/877A (Industrial, Extended)				$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$						
Param No.	Symbol	Characteristic/ Device	Min	Тур†	Max	Units	Conditions			
	IPD	Power-down Current ^(3,5)								
D020		16LF87XA	_	7.5	30	μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C			
D020		16F87XA	_	10.5	42 60	μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT enabled, -40°C to +125°C (extended)			
D021		16LF87XA		0.9	5	μΑ	VDD = 3.0V, WDT disabled, 0°C to +70°C			
D021		16F87XA	_	1.5	16 20	μΑ μΑ	VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C (extended)			
D021A		16LF87XA		0.9	5	μΑ	VDD = 3.0V, WDT disabled, -40°C to +85°C			
D021A		16F87XA		1.5	19	μA	VDD = 4.0V, WDT disabled, -40°C to +85°C			
D023 Albor Brown-out Reset Current ⁽⁶⁾				85	200	μΑ	BOR enabled, VDD = 5.0V			

Legend: Rows with standard voltage device data only are shaded for improved readability.

- † Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading, switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.
 - **3:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and Vss.
 - **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
 - **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.





Param No.	Symbol		Min	Тур†	Max	Units	Conditions			
40*	* TT0H T0CKI High Puls		e Width	No Prescaler	0.5 Tcy + 20	—	– — n:		Must also meet	
			-		10	_	—	ns	parameter 42	
41*	T⊤0L	T0CKI Low Pulse	Width	No Prescaler	0.5 Tcy + 20	_	—	ns	Must also meet	
				With Prescaler	10	_	—	ns	parameter 42	
42*	TT0P	T0CKI Period		No Prescaler	Tcy + 40	Ι	_	ns		
				With Prescaler	Greater of:	Ι	_	ns	N = prescale value	
					20 or <u>Tcy + 40</u> N				(2, 4,, 256)	
45*	T⊤1H	T1CKI High	Synchronous, Pre	scaler = 1	0.5 TCY + 20		_	ns	Must also meet	
		Time	Synchronous,	Standard(F)	15		_	ns	parameter 47	
			Prescaler = 2, 4, 8	Extended(LF)	25	Ι	_	ns		
			Asynchronous	Standard(F)	30		_	ns		
				Extended(LF)	50	Ι	_	ns		
46*	TT1L	T1CKI Low Time	Synchronous, Prescaler = 1		0.5 TCY + 20			ns	Must also meet	
			Synchronous,	Standard(F)	15	—		ns	parameter 47	
			Prescaler = 2, 4, 8	Extended(LF)	25	—		ns		
			Asynchronous	Standard(F)	30	—	—	ns		
				Extended(LF)	50			ns		
47*	TT1P	1P T1CKI Input Period	Synchronous	Standard(F)	Greater of: 30 or <u>Tcʏ + 40</u> N	—	—	ns	N = prescale value (1, 2, 4, 8)	
				Extended(LF)	Greater of: 50 or <u>Tcʏ + 40</u> N				N = prescale value (1, 2, 4, 8)	
			Asynchronous	Standard(F)	60	-	_	ns		
				Extended(LF)	100		_	ns		
	FT1	Timer1 Oscillator Input Frequency Range (oscillator enabled by setting bit T1OSCEN)			DC	—	200	kHz		
48	TCKEZTMR1	Delay from Extern	2 Tosc	—	7 Tosc	—				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-17: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



TABLE 17-12: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic			Тур†	Max	Units	Conditions
120	ТскН2ртV	SYNC XMIT (MASTER & SLAVE)						
		Clock High to Data Out Valid	Standard(F)	—	—	80	ns	
			Extended(LF)	—	-	100	ns	
121	1 TCKRF Clock Out Rise Time and Fall Time		Standard(F)	—	—	45	ns	
		(Master mode)	Extended(LF)	—	—	50	ns	
122	Tdtrf	Data Out Rise Time and Fall Time	Standard(F)	—	—	45	ns	
			Extended(LF)	_	—	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-18: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 17-13: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур†	Мах	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER & SLAVE)					
		Data Setup before $CK \downarrow (DT \text{ setup time})$	15	—	—	ns	
126	TCKL2DTL	Data Hold after CK \downarrow (DT hold time)	15	_	_	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

18.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.













100 Max (125°C) 10 Max (85°C) 1 IPD (NA) 0.1 0.01 Тур (25°С) Typical: statistical mean @ 25°C Maximum: mean + 3σ (-40°C to +125°C) Minimum: mean - 3σ (-40°C to +125°C) 0.001 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 VDD (V)

44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		INCHES*		MILLIMETERS			
Dimension	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		44			44	
Pitch	р		.050			1.27	
Pins per Side	n1		11			11	
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	Е	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width		.026	.029	.032	0.66	0.74	0.81
Lower Lead Width B		.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top α		0	5	10	0	5	10
Mold Draft Angle Bottom		0	5	10	0	5	10

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-047

Drawing No. C04-048