



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf873at-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Device	Program Flash	Data Memory	Data EEPROM		
PIC16F873A	4K words	192 Bytes	128 Bytes		
PIC16F876A	8K words	368 Bytes	256 Bytes		

Note 1: Higher order bits are from the Status register.



NOTES:

### 3.7 Protection Against Spurious Write

There are conditions when the device should not write to the data EEPROM or Flash program memory. To protect against spurious writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents an EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

#### 3.8 Operation During Code-Protect

When the data EEPROM is code-protected, the microcontroller can read and write to the EEPROM normally. However, all external access to the EEPROM is disabled. External write access to the program memory is also disabled.

When program memory is code-protected, the microcontroller can read and write to program memory normally, as well as execute instructions. Writes by the device may be selectively inhibited to regions of the memory depending on the setting of bits WR1:WR0 of the configuration word (see **Section 14.1 "Configuration Bits"** for additional information). External access to the memory is also disabled.

# TABLE 3-1:REGISTERS/BITS ASSOCIATED WITH DATA EEPROM AND<br/>FLASH PROGRAM MEMORIES

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets
10Ch	EEDATA	EEPROM	EPROM/Flash Data Register Low Byte								uuuu uuuu
10Dh	EEADR	EEPRON	ROM/Flash Address Register Low Byte							xxxx xxxx	uuuu uuuu
10Eh	EEDATH	_	_	EEPROM/Flash Data Register High Byte							0 q000
10Fh	EEADRH	_	_	—	EEPRO	M/Flash Ad	dress Reg	ister High B	yte	xxxx xxxx	
18Ch	EECON1	EEPGD		—		WRERR	WREN	WR	RD	x x000	0 q000
18Dh	EECON2	EEPRON	EEPROM Control Register 2 (not a physical register)								
0Dh	PIR2		CMIF	_	EEIF	BCLIF	_	_	CCP2IF	-0-0 00	-0-0 00
8Dh	PIE2	_	CMIE	—	EEIE	BCLIE	_	—	CCP2IE	-0-0 00	-0-0 00

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends upon condition. Shaded cells are not used by data EEPROM or Flash program memory.

#### 4.5 PORTE and TRISE Register

Note:	PORTE and TRISE are not implemented
	on the 28-pin devices.

PORTE has three pins (RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7) which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

The PORTE pins become the I/O control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make certain that the TRISE<2:0> bits are set and that the pins are configured as digital inputs. Also, ensure that ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.

Register 4-1 shows the TRISE register which also controls the Parallel Slave Port operation.

PORTE pins are multiplexed with analog inputs. When selected for analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

#### TABLE 4-9: PORTE FUNCTIONS

#### FIGURE 4-9:

#### PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit 0	ST/TTL <sup>(1)</sup>	<ul> <li>I/O port pin or read control input in Parallel Slave Port mode or analog input:</li> <li>RD</li> <li>1 = Idle</li> <li>0 = Read operation. Contents of PORTD register are output to PORTD I/O pins (if chip selected).</li> </ul>
RE1/WR/AN6	bit 1	ST/TTL <sup>(1)</sup>	<ul> <li>I/O port pin or write control input in Parallel Slave Port mode or analog input: WR </li> <li>I = Idle </li> <li>Write operation. Value of PORTD I/O pins is latched into PORTD register (if chip selected).</li> </ul>
RE2/CS/AN7	bit 2	ST/TTL <sup>(1)</sup>	<ul> <li>I/O port pin or chip select control input in Parallel Slave Port mode or analog input:</li> <li>CS</li> <li>1 = Device is not selected</li> <li>0 = Device is selected</li> </ul>

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

NOTES:

# 8.0 CAPTURE/COMPARE/PWM MODULES

Each Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Both the CCP1 and CCP2 modules are identical in operation, with the exception being the operation of the special event trigger. Table 8-1 and Table 8-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1 except where noted.

#### CCP1 Module:

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match and will reset Timer1.

#### CCP2 Module:

Capture/Compare/PWM Register 2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. The special event trigger is generated by a compare match and will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Additional information on CCP modules is available in the PIC<sup>®</sup> Mid-Range MCU Family Reference Manual (DS33023) and in application note *AN594, "Using the CCP Module*(s)" (DS00594).

# TABLE 8-1: CCP MODE – TIMER RESOURCES REQUIRED

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

TABLE 8-2:INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 time base
Capture	Compare	The compare should be configured for the special event trigger which clears TMR1
Compare	Compare	The compare(s) should be configured for the special event trigger which clears TMR1
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt)
PWM	Capture	None
PWM	Compare	None

# 9.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

### 9.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)
  - Full Master mode
  - Slave mode (with general address call)

The I<sup>2</sup>C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

### 9.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON and SSPCON2). The use of these registers and their individual configuration bits differ significantly, depending on whether the MSSP module is operated in SPI or  $I^2C$  mode.

Additional details are provided under the individual sections.

### 9.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) – RA5/AN4/SS/C2OUT

Figure 9-1 shows the block diagram of the MSSP module when operating in SPI mode.

#### FIGURE 9-1:

#### MSSP BLOCK DIAGRAM (SPI MODE)



Note:	When the SPI is in Slave mode with $\overline{SS}$ pin control enabled (SSPCON<3:0> = 0100), the state of the $\overline{SS}$ pin can affect the state read back from the TRISC<5> bit. The Peripheral OE signal from the SSP mod- ule in PORTC controls the state that is read back from the TRISC<5> bit (see Section 4.3 "PORTC and the TRISC
	Register" for information on PORTC). If
	BSF, are performed on the TRISC register
	while the $\overline{SS}$ pin is high, this will cause the
	TRISC<5> bit to be set, thus disabling the
	SDO output.

ER 9-2:	SSPCON	I: MSSP C	UNTROL F	REGISTER	1 (SPI MC	DDE) (ADD	RESS 14n	)					
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0					
	bit 7							bit 0					
bit 7	WCOL: W	rite Collision	Detect bit (	Transmit mo	de only)								
	<ul> <li>1 = The SSPBUF register is written while it is still transmitting the previous word. (Must be cleared in software.)</li> </ul>												
	0 = No co	llision											
bit 6	SSPOV: R	eceive Over	flow Indicate	or bit									
	SPI Slave	<u>mode:</u>	الم الم الم الم			الله مامانية مراد							
	⊥ = A new of ove	rflow, the da	ata in SSPSI	R is lost. Ov	register is st rerflow can d	only occur in	Slave mod	e. The user					
	must r	must read the SSPBUF, even if only transmitting data, to avoid setting overflow. (Must be											
	0 = No ov	cleared in software.) 0 = No overflow											
	Note:	<b>Note:</b> In Master mode, the overflow bit is not set, since each new reception (and transmission) is initiated by writing to the SSPBUE register											
hit 5	SSPEN	vnchronous	Serial Port F	- - - - - - - - - - - - - - - - - - -		Ū							
Sit 0	1 = Enables serial port and configures SCK, SDO, SDI, and $\overline{SS}$ as serial port pins 0 = Disables serial port and configures these pins as I/O port pins												
	<b>Note:</b> When enabled, these pins must be properly configured as input or output.												
bit 4	CKP: Cloc	CKP: Clock Polarity Select hit											
	1 = Idle state for clock is a high level												
	0 = Idle state for clock is a low level												
bit 3-0	SSPM3:SS	SPM0: Sync	hronous Ser	ial Port Mod	le Select bits	S							
	0101 = SPI Slave mode, clock = SCK pin. $\overline{SS}$ pin control disabled. $\overline{SS}$ can be used as I/O pin. 0100 = SPI Slave mode, clock = SCK pin. $\overline{SS}$ pin control enabled												
	0011 = SF	0011 = SPI Master mode, clock = TMR2 output/2											
	0010 = SF	PI Master mo	de, clock =	Fosc/64									
	0001 = SP	I Master mo I Master mo	ide, clock = 1 ide, clock = 1	FOSC/16 Fosc/4									
	Note:	Bit combin	ations not sr	n ocifically lis	ted here are	a aithar rasa	rved or impl	omented in					
	Note.	$I^2C$ mode of	only.		aeu nere are								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# REGISTER 9-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE) (ADDRESS 14h)

#### 9.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 9-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON<4>). This then, would give waveforms for SPI communication as shown in Figure 9-3, Figure 9-5 and Figure 9-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 9-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.



#### FIGURE 9-3: SPI MODE WAVEFORM (MASTER MODE)

#### Bus Collision During a Repeated 9.4.17.2 Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', see Figure 9-29). If SDA is sampled high, the BRG is

reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (Figure 9-30).

If at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.



#### FIGURE 9-29: **BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)**





# 10.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc. The USART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

Bit SPEN (RCSTA<7>) and bits TRISC<7:6> have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

The USART module also has a multi-processor communication capability using 9-bit address detection.

#### REGISTER 10-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0				
	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D				
	bit 7		L					bit 0				
bit 7	CSRC: Cloc	k Source Se	elect bit									
	<u>Asynchronous mode:</u> Don't care.											
	<u>Synchronous</u> 1 = Master n 0 = Slave me	<u>s mode:</u> node (clock ode (clock fr	generated in om externa	nternally from	m BRG)							
bit 6	<b>TX9</b> : 9-bit Tr	ansmit Enat	ole bit									
	1 = Selects 9 0 = Selects 8	9-bit transmi 3-bit transmi	ssion ssion									
bit 5	TXEN: Trans	TXEN: Transmit Enable bit										
	1 = Transmit enabled 0 = Transmit disabled											
	Note: S	SREN/CREM	V overrides	TXEN in Sy	nc mode.							
bit 4	SYNC: USA	RT Mode Se	elect bit									
	1 = Synchronous mode											
	0 = Asynchro	onous mode	•									
bit 3	Unimpleme	nted: Read	<b>as</b> '0'									
bit 2	BRGH: High Baud Rate Select bit											
	<u>Asynchronous mode:</u> 1 = High speed											
	0 = Low speed											
	Unused in this mode.											
bit 1	TRMT: Trans	TRMT: Transmit Shift Register Status bit										
	1 = TSR em 0 = TSR full	pty										
bit 0	<b>TX9D:</b> 9th bi	it of Transmi	it Data, can	be Parity bit								
								1				
	Legend:											
	R = Readab	le bit	VV = Wr	itable bit	U = Unimp	lemented bi	it, read as '(	)´				
	- n = Value a	at POR	'1' = Bit	is set	'0' = Bit is o	cleared	x = Bit is ur	nknown				

RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)									
W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x			
X9	SREN	CREN	ADDEN	FERR	OERR	RX9D			
						bit 0			
ort Ena	ble bit								
nabled isabled	l (configures 1	RC7/RX/D1	and RC6/T	X/CK pins a	as serial port	: pins)			
ive Ena	able bit								
recep	tion tion								
eceive	Enable bit								
<u>node:</u>									
<u>ode – N</u>	Master:								
gle rec	eive								
igle rec	reception is	complete.							
ode – S	Slave:	oompiotoi							
CREN: Continuous Receive Enable bit									
Asynchronous mode:									
1 = Enables continuous receive									
Synchronous mode:									
1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)									
0 = Disables continuous receive									
ADDEN: Address Detect Enable bit									
Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enables interrupt and load of the receive buffer when RSR<8>									
dress	detection, al	l bytes are r	eceived and	ninth bit ca	n be used a	s parity bit			
Error b	oit								
or (can error	be updated	by reading	RCREG reg	ister and red	ceive next va	alid byte)			
Error	bit								
or (can error	be cleared l	by clearing t	oit CREN)						
f Rece	ived Data (c	an be parity	bit but must	be calculat	ed by user fi	irmware)			
	n Error or (can error of Rece	n Error bit or (can be cleared l error of Received Data (c	n Error bit or (can be cleared by clearing b error of Received Data (can be parity	h Error bit or (can be cleared by clearing bit CREN) error of Received Data (can be parity bit but must	n Error bit or (can be cleared by clearing bit CREN) error of Received Data (can be parity bit but must be calculat	n Error bit or (can be cleared by clearing bit CREN) error of Received Data (can be parity bit but must be calculated by user fi			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 12.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select these modes. Figure 12-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 17.0 "Electrical Characteristics"**.

**Note:** Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.



### 12.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode when enabled. While the comparator is powered up, higher Sleep currents than shown in the power-down current specification will occur. Each operational comparator will consume additional current as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators, CM<2:0> = 111, before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

### 12.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator module to be in the Comparator Off mode, CM<2:0> = 111. This ensures compatibility to the PIC16F87X devices.

#### FIGURE 12-4: ANALOG INPUT MODEL

### 12.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 12-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k $\Omega$  is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.



#### 16.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

### 16.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

### 16.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, time-keeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

# 16.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

### 16.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

### 16.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.







#### 17.1 DC Characteristics: PIC16F873A/874A/876A/877A (Industrial, Extended) PIC16LF873A/874A/876A/877A (Industrial)

PIC16LF873A/874A/876A/877A (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC16F873A/874A/876A/877A (Industrial, Extended)		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic/ Device	Min Typ† Max Units Conditions		Conditions		
	Vdd	Supply Voltage					
D001		16LF87XA	2.0	_	5.5	V	All configurations (DC to 10 MHz)
D001		16F87XA	4.0	_	5.5	V	All configurations
D001A			VBOR		5.5	V	BOR enabled, FMAX = 14 MHz <sup>(7)</sup>
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	—	1.5	_	V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	_	V	See Section 14.5 "Power-on Reset (POR)" for details
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See Section 14.5 "Power-on Reset (POR)" for details
D005	VBOR	Brown-out Reset Voltage	3.65	4.0	4.35	V	BODEN bit in configuration word enabled

Legend: Rows with standard voltage device data only are shaded for improved readability.

- † Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading, switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
      - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
      - MCLR = VDD; WDT enabled/disabled as specified.
  - **3:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and Vss.
  - **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
  - **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
  - 6: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
  - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

# 44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	its INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.050			1.27	
Pins per Side	n1		11			11	
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	Е	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-047

Drawing No. C04-048

## READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent					
From	1: Name						
	Company						
	Address						
	City / State / ZIP / Country						
	Telephone: ()	FAX: ()					
Appli	ication (optional):						
Wou	ld you like a reply?YN						
Devi	ce: PIC16F87XA	Literature Number: DS39582C					
Ques	stions:						
1. What are the best features of this document?							
-							
2. H	How does this document meet your hardware and software	re development needs?					
_							
- 3. E	3. Do you find the organization of this document easy to follow? If not, why?						
_							
-							
4. V	What additions to the document do you think would enhance the structure and subject?						
-							
5. V	5. What deletions from the document could be made without affecting the overall usefulness?						
6. l	s there any incorrect or misleading information (what and	where)?					
-							
7. H	How would you improve this document?						
-							

DS39582C-page 230