

Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	6144
Number of Logic Elements/Cells	27648
Total RAM Bits	393216
Number of I/O	660
Number of Gates	1569178
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	860-BGA Exposed Pad
Supplier Device Package	860-FBGA (42.5x42.5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xcv1000e-6fg860c">https://www.e-xfl.com/product-detail/xilinx/xcv1000e-6fg860c</a>

Date	Version	Revision
11/20/00	1.8	<ul style="list-style-type: none"> <li>Upgraded speed grade -8 numbers in <b>Virtex-E Electrical Characteristics</b> tables to Preliminary.</li> <li>Updated minimums in Table 13 and added notes to Table 14.</li> <li>Added to note 2 to <b>Absolute Maximum Ratings</b>.</li> <li>Changed speed grade -8 numbers for <math>T_{SHCKO32}</math>, <math>T_{REG}</math>, <math>T_{BCCS}</math>, and <math>T_{ICKOF}</math>.</li> <li>Changed all minimum hold times to -0.4 under <b>Global Clock Setup and Hold for LVTTL Standard, with DLL</b>.</li> <li>Revised maximum <math>T_{DLLPW}</math> in -6 speed grade for <b>DLL Timing Parameters</b>.</li> <li>Changed GCLK0 to BA22 for FG860 package in Table 46.</li> </ul>
2/12/01	1.9	<ul style="list-style-type: none"> <li>Revised footnote for Table 14.</li> <li>Added numbers to <b>Virtex-E Electrical Characteristics</b> tables for XCV1000E and XCV2000E devices.</li> <li>Updated Table 27 and Table 78 to include values for XCV400E and XCV600E devices.</li> <li>Revised Table 62 to include pinout information for the XCV400E and XCV600E devices in the BG560 package.</li> <li>Updated footnotes 1 and 2 for Table 76 to include XCV2600E and XCV3200E devices.</li> </ul>
4/2/01	2.0	<ul style="list-style-type: none"> <li>Updated numerous values in <b>Virtex-E Switching Characteristics</b> tables.</li> <li>Converted data sheet to modularized format. See the <b>Virtex-E Data Sheet</b> section.</li> </ul>
10/25/01	2.1	<ul style="list-style-type: none"> <li>Updated the <b>Virtex-E Device/Package Combinations and Maximum I/O</b> table to show XCV3200E in the FG1156 package.</li> </ul>
11/09/01	2.2	<ul style="list-style-type: none"> <li>Minor edits.</li> </ul>
07/17/02	2.3	<ul style="list-style-type: none"> <li>Data sheet designation upgraded from Preliminary to Production.</li> </ul>

## Virtex-E Data Sheet

The Virtex-E Data Sheet contains the following modules:

- DS022-1, Virtex-E 1.8V FPGAs:  
[Introduction and Ordering Information \(Module 1\)](#)
- DS022-2, Virtex-E 1.8V FPGAs:  
[Functional Description \(Module 2\)](#)
- DS022-3, Virtex-E 1.8V FPGAs:  
[DC and Switching Characteristics \(Module 3\)](#)
- DS022-4, Virtex-E 1.8V FPGAs:  
[Pinout Tables \(Module 4\)](#)

## Development System

Virtex-E FPGAs are supported by the Xilinx Foundation and Alliance Series CAE tools. The basic methodology for Virtex-E design consists of three interrelated steps: design entry, implementation, and verification. Industry-standard tools are used for design entry and simulation (for example, Synopsys FPGA Express), while Xilinx provides proprietary architecture-specific tools for implementation.

The Xilinx development system is integrated under the Xilinx Design Manager (XDM™) software, providing designers with a common user interface regardless of their choice of entry and verification tools. The XDM software simplifies the selection of implementation options with pull-down menus and on-line help.

Application programs ranging from schematic capture to Placement and Routing (PAR) can be accessed through the XDM software. The program command sequence is generated prior to execution, and stored for documentation.

Several advanced software features facilitate Virtex-E design. RPMs, for example, are schematic-based macros with relative location constraints to guide their placement. They help ensure optimal implementation of common functions.

For HDL design entry, the Xilinx FPGA Foundation development system provides interfaces to the following synthesis design environments.

- Synopsys (FPGA Compiler, FPGA Express)
- Exemplar (Spectrum)
- Synplicity (Synplify)

For schematic design entry, the Xilinx FPGA Foundation and Alliance development system provides interfaces to the following schematic-capture design environments.

- Mentor Graphics V8 (Design Architect, QuickSim II)
- Viewlogic Systems (Viewdraw)

Third-party vendors support many other environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Virtex-E FPGAs are supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The “soft macro” portion of the library contains detailed descriptions of common logic functions, but does not contain any partitioning or placement information. The performance of these macros depends, therefore, on the partitioning and placement obtained during implementation.

RPMs, on the other hand, do contain predetermined partitioning and placement information that permits optimal

implementation of these functions. Users can create their own library of soft macros or RPMs based on the macros and primitives in the standard library.

The design environment supports hierarchical design entry, with high-level schematics that comprise major functional blocks, while lower-level schematics define the logic in these blocks. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical design, thus allowing the most convenient entry method to be used for each portion of the design.

## Design Implementation

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF net list for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floor planning.

The implementation software incorporates Timing Wizard® timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered on a schematic in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

## Design Verification

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.

The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the net list for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the TRCE® static timing analyzer.




Figure 31: Dual-Port Block SelectRAM+ Memory




Figure 32: Single-Port Block SelectRAM+ Memory

Table 14: Available Library Primitives

Primitive	Port A Width	Port B Width
RAMB4_S1		N/A
RAMB4_S1_S1		1
RAMB4_S1_S2		2
RAMB4_S1_S4		4
RAMB4_S1_S8		8
RAMB4_S1_S16		16
RAMB4_S2		N/A
RAMB4_S2_S2		2
RAMB4_S2_S4		4
RAMB4_S2_S8		8
RAMB4_S2_S16		16
RAMB4_S4		N/A
RAMB4_S4_S4		4
RAMB4_S4_S8		8
RAMB4_S4_S16		16
RAMB4_S8		N/A
RAMB4_S8_S8		8
RAMB4_S8_S16		16
RAMB4_S16		N/A
RAMB4_S16_S16		16

## Port Signals

Each block SelectRAM+ port operates independently of the others while accessing the same set of 4096 memory cells.

Table 15 describes the depth and width aspect ratios for the block SelectRAM+ memory.

Table 15: Block SelectRAM+ Port Aspect Ratios

Width	Depth	ADDR Bus	Data Bus
1	4096	ADDR<11:0>	DATA<0>
2	2048	ADDR<10:0>	DATA<1:0>
4	1024	ADDR<9:0>	DATA<3:0>
8	512	ADDR<8:0>	DATA<7:0>
16	256	ADDR<7:0>	DATA<15:0>

### Clock—CLK[A/B]

Each port is fully synchronous with independent clock pins. All port input pins have setup time referenced to the port CLK pin. The data output bus has a clock-to-out time referenced to the CLK pin.

### Enable—EN[A/B]

The enable pin affects the read, write and reset functionality of the port. Ports with an inactive enable pin keep the output pins in the previous state and do not write data to the memory cells.

### Write Enable—WE[A/B]

Activating the write enable pin allows the port to write to the memory cells. When active, the contents of the data input bus are written to the RAM at the address pointed to by the address bus, and the new data also reflects on the data out bus. When inactive, a read operation occurs and the contents of the memory cells referenced by the address bus reflect on the data out bus.

### Reset—RST[A/B]

The reset pin forces the data output bus latches to zero synchronously. This does not affect the memory cells of the RAM and does not disturb a write operation on the other port.

### Address Bus—ADDR[A/B]<#:0>

The address bus selects the memory cells for read or write. The width of the port determines the required width of this bus as shown in Table 15.

### Data In Bus—DI[A/B]<#:0>

The data in bus provides the new data value to be written into the RAM. This bus and the port have the same width, as shown in Table 15.

## Application Examples

Creating a design with the SelectI/O features requires the instantiation of the desired library symbol within the design code. At the board level, designers need to know the termination techniques required for each I/O standard.

This section describes some common application examples illustrating the termination techniques recommended by each of the standards supported by the SelectI/O features.

### Termination Examples

Circuit examples involving typical termination techniques for each of the SelectI/O standards follow. For a full range of accepted values for the DC voltage specifications for each standard, refer to the table associated with each figure.

The resistors used in each termination technique example and the transmission lines depicted represent board level components and are not meant to represent components on the device.

### GTL

A sample circuit illustrating a valid termination technique for GTL is shown in Figure 44.




Figure 44: Terminated GTL

Table 23 lists DC voltage specifications.

Table 23: GTL Voltage Specifications

Parameter	Min	Typ	Max
$V_{CCO}$	-	N/A	-
$V_{REF} = N \times V_{TT}^1$	0.74	0.8	0.86
$V_{TT}$	1.14	1.2	1.26
$V_{IH} = V_{REF} + 0.05$	0.79	0.85	-
$V_{IL} = V_{REF} - 0.05$	-	0.75	0.81
$V_{OH}$	-	-	-
$V_{OL}$	-	0.2	0.4
$I_{OH}$ at $V_{OH}$ (mA)	-	-	-
$I_{OL}$ at $V_{OL}$ (mA) at 0.4V	32	-	-
$I_{OL}$ at $V_{OL}$ (mA) at 0.2V	-	-	40

#### Notes:

1. N must be greater than or equal to 0.653 and less than or equal to 0.68.

### GTL+

A sample circuit illustrating a valid termination technique for GTL+ appears in Figure 45. DC voltage specifications appear in Table 24.




Figure 45: Terminated GTL+

Table 24: GTL+ Voltage Specifications

Parameter	Min	Typ	Max
$V_{CCO}$	-	-	-
$V_{REF} = N \times V_{TT}^1$	0.88	1.0	1.12
$V_{TT}$	1.35	1.5	1.65
$V_{IH} = V_{REF} + 0.1$	0.98	1.1	-
$V_{IL} = V_{REF} - 0.1$	-	0.9	1.02
$V_{OH}$	-	-	-
$V_{OL}$	0.3	0.45	0.6
$I_{OH}$ at $V_{OH}$ (mA)	-	-	-
$I_{OL}$ at $V_{OL}$ (mA) at 0.6V	36	-	-
$I_{OL}$ at $V_{OL}$ (mA) at 0.3V	-	-	48

#### Notes:

1. N must be greater than or equal to 0.653 and less than or equal to 0.68.

## IOB Output Switching Characteristics Standard Adjustments

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown.

Description	Symbol	Standard	Speed Grade				Units
			Min	-8	-7	-6	
<b>Output Delay Adjustments</b>							
Standard-specific adjustments for output delays terminating at pads (based on standard capacitive load, C <sub>SL</sub> )	T <sub>OLVTTL_S2</sub>	LVTTL, Slow, 2 mA	4.2	+14.7	+14.7	+14.7	ns
	T <sub>OLVTTL_S4</sub>	4 mA	2.5	+7.5	+7.5	+7.5	ns
	T <sub>OLVTTL_S6</sub>	6 mA	1.8	+4.8	+4.8	+4.8	ns
	T <sub>OLVTTL_S8</sub>	8 mA	1.2	+3.0	+3.0	+3.0	ns
	T <sub>OLVTTL_S12</sub>	12 mA	1.0	+1.9	+1.9	+1.9	ns
	T <sub>OLVTTL_S16</sub>	16 mA	0.9	+1.7	+1.7	+1.7	ns
	T <sub>OLVTTL_S24</sub>	24 mA	0.8	+1.3	+1.3	+1.3	ns
	T <sub>OLVTTL_F2</sub>	LVTTL, Fast, 2 mA	1.9	+13.1	+13.1	+13.1	ns
	T <sub>OLVTTL_F4</sub>	4 mA	0.7	+5.3	+5.3	+5.3	ns
	T <sub>OLVTTL_F6</sub>	6 mA	0.20	+3.1	+3.1	+3.1	ns
	T <sub>OLVTTL_F8</sub>	8 mA	0.10	+1.0	+1.0	+1.0	ns
	T <sub>OLVTTL_F12</sub>	12 mA	0.0	0.0	0.0	0.0	ns
	T <sub>OLVTTL_F16</sub>	16 mA	-0.10	-0.05	-0.05	-0.05	ns
	T <sub>OLVTTL_F24</sub>	24 mA	-0.10	-0.20	-0.20	-0.20	ns
	T <sub>OLVCMOS_2</sub>	LVCMOS2	0.10	+0.09	+0.09	+0.09	ns
	T <sub>OLVCMOS_18</sub>	LVCMOS18	0.10	+0.7	+0.7	+0.7	ns
	T <sub>OLVDS</sub>	LVDS	-0.39	-1.2	-1.2	-1.2	ns
	T <sub>OLVPECL</sub>	LVPECL	-0.20	-0.41	-0.41	-0.41	ns
	T <sub>OPCI33_3</sub>	PCI, 33 MHz, 3.3 V	0.50	+2.3	+2.3	+2.3	ns
	T <sub>OPCI66_3</sub>	PCI, 66 MHz, 3.3 V	0.10	-0.41	-0.41	-0.41	ns
	T <sub>O GTL</sub>	GTL	0.6	+0.49	+0.49	+0.49	ns
	T <sub>O GTLP</sub>	GTL+	0.7	+0.8	+0.8	+0.8	ns
	T <sub>O HSTL_I</sub>	HSTL I	0.10	-0.51	-0.51	-0.51	ns
	T <sub>O HSTL_III</sub>	HSTL III	-0.10	-0.91	-0.91	-0.91	ns
	T <sub>O HSTL_IV</sub>	HSTL IV	-0.20	-1.01	-1.01	-1.01	ns
	T <sub>O SSTL2_I</sub>	SSTL2 I	-0.10	-0.51	-0.51	-0.51	ns
	T <sub>O SSTL2_II</sub>	SSTL2 II	-0.20	-0.91	-0.91	-0.91	ns
	T <sub>O SSTL3_I</sub>	SSTL3 I	-0.20	-0.51	-0.51	-0.51	ns
	T <sub>O SSTL3_II</sub>	SSTL3 II	-0.30	-1.01	-1.01	-1.01	ns
	T <sub>O CTT</sub>	CTT	0.0	-0.61	-0.61	-0.61	ns
	T <sub>O AGP</sub>	AGP	-0.1	-0.91	-0.91	-0.91	ns

## CS144 Chip-Scale Package

XCV50E, XCV100E, XCV200E, XCV300E and XCV400E devices in CS144 Chip-scale packages have footprint compatibility. In the CS144 package, bank pairs that share a side are internally interconnected, permitting four choices for  $V_{CCO}$ . See [Table 3](#).

**Table 3: I/O Bank Pairs and Shared V<sub>CCO</sub> Pins**

Paired Banks	Shared V <sub>CCO</sub> Pins
Banks 0 & 1	A2, A13, D7
Banks 2 & 3	B12, G11, M13
Banks 4 & 5	N1, N7, N13
Banks 6 & 7	B2, G2, M2

Pins labeled IO\_VREF can be used as either in all parts unless device-dependent, as indicated in the footnotes. If the pin is not used as  $V_{REF}$  it can be used as general I/O. Immediately following [Table 4](#), see [Table 5](#) is Differential Pair information.

**Table 4: CS144 — XCV50E, XCV100E, XCV200E**

Bank	Pin Description	Pin #
0	GCK3	A6
0	IO	B3
0	IO_VREF_L0N_YY	B4 <sup>2</sup>
0	IO_L0P_YY	A4
0	IO_L1N_YY	B5
0	IO_L1P_YY	A5
0	IO_LVDS_DLL_L2N	C6
0	IO_VREF	A3 <sup>1</sup>
0	IO_VREF	C4
0	IO_VREF	D6
1	GCK2	A7
1	IO	A8
1	IO_LVDS_DLL_L2P	B7
1	IO_L3N_YY	C8
1	IO_L3P_YY	D8
1	IO_L4N_YY	C9
1	IO_VREF_L4P_YY	D9 <sup>2</sup>
1	IO_WRITE_L5N_YY	C10
1	IO_CS_L5P_YY	D10

**Table 4: CS144 — XCV50E, XCV100E, XCV200E**

Bank	Pin Description	Pin #
1	IO_VREF	A10
1	IO_VREF	B8
1	IO_VREF	B10 <sup>1</sup>
2	IO	D12
2	IO	F12
2	IO_DOUT_BUSY_L6P_YY	C11
2	IO_DIN_D0_L6N_YY	C12
2	IO_D1_L7N	E10
2	IO_VREF_L7P	D13 <sup>2</sup>
2	IO_L8N_YY	E13
2	IO_D2_L8P_YY	E12
2	IO_D3_L9N	F11
2	IO_VREF_L9P	F10
2	IO_L10P	F13
2	IO_VREF	C13 <sup>1</sup>
2	IO_VREF	D11
3	IO	H13
3	IO	K13
3	IO_L10N	G13
3	IO_VREF_L11N	H11
3	IO_D4_L11P	H12
3	IO_D5_L12N_YY	J13
3	IO_L12P_YY	H10
3	IO_VREF_L13N	J10 <sup>2</sup>
3	IO_D6_L13P	J11
3	IO_INIT_L14N_YY	L13
3	IO_D7_L14P_YY	K10
3	IO_VREF	K11 <sup>1</sup>
3	IO_VREF	K12
4	GCK0	K7
4	IO	M8
4	IO	M10

**Table 12: BG432 — XCV300E, XCV400E, XCV600E**

<b>Bank</b>	<b>Pin Description</b>	<b>Pin #</b>
4	IO_L70N_Y	AK4
4	IO_L71P_YY	AJ5
4	IO_L71N_YY	AH6
4	IO_VREF_L72P_YY	AL4
4	IO_L72N_YY	AK5
4	IO_L73P_Y	AJ6
4	IO_L73N_Y	AH7
4	IO_L74P_YY	AL5
4	IO_L74N_YY	AK6
4	IO_VREF_L75P_YY	AJ7
4	IO_L75N_YY	AL6
4	IO_L76P_Y	AH9
4	IO_L76N_Y	AJ8
4	IO_VREF_L77P_Y	AK8 <sup>1</sup>
4	IO_L77N_Y	AJ9
4	IO_VREF_L78P_YY	AL8
4	IO_L78N_YY	AK9
4	IO_L79P_YY	AK10
4	IO_L79N_YY	AL10
4	IO_L80P_YY	AH12
4	IO_L80N_YY	AK11
4	IO_L81P_YY	AJ12
4	IO_L81N_YY	AK12
4	IO_L82P_YY	AH13
4	IO_L82N_YY	AJ13
4	IO_VREF_L83P_YY	AL13
4	IO_L83N_YY	AK14
4	IO_L84P_Y	AH14
4	IO_L84N_Y	AJ14
4	IO_VREF_L85P_Y	AK15 <sup>2</sup>
4	IO_L85N_Y	AJ15
4	IO_LVDS_DLL_L86P	AH15
<hr/>		
5	GCK1	AK16
5	IO	AH20
5	IO	AJ19

**Table 12: BG432 — XCV300E, XCV400E, XCV600E**

<b>Bank</b>	<b>Pin Description</b>	<b>Pin #</b>
5	IO	AJ23
5	IO	AJ24
5	IO_LVDS_DLL_L86N	AL17
5	IO_L87P_Y	AK17
5	IO_VREF_L87N_Y	AJ17 <sup>2</sup>
5	IO_L88P_Y	AH17
5	IO_L88N_Y	AK18
5	IO_L89P_YY	AL19
5	IO_VREF_L89N_YY	AJ18
5	IO_L90P_YY	AH18
5	IO_L90N_YY	AL20
5	IO_L91P_YY	AK20
5	IO_L91N_YY	AH19
5	IO_L92P_YY	AJ20
5	IO_L92N_YY	AK21
5	IO_L93P_YY	AJ21
5	IO_L93N_YY	AL22
5	IO_L94P_YY	AJ22
5	IO_VREF_L94N_YY	AK23
5	IO_L95P_Y	AH22
5	IO_VREF_L95N_Y	AL24 <sup>1</sup>
5	IO_L96P_Y	AK24
5	IO_L96N_Y	AH23
5	IO_L97P_YY	AK25
5	IO_VREF_L97N_YY	AJ25
5	IO_L98P_YY	AL26
5	IO_L98N_YY	AK26
5	IO_L99P_Y	AH25
5	IO_L99N_Y	AL27
5	IO_L100P_YY	AJ26
5	IO_VREF_L100N_YY	AK27
5	IO_L101P_YY	AH26
5	IO_L101N_YY	AL28
5	IO_L102P_Y	AJ27
5	IO_L102N_Y	AK28
<hr/>		

Table 12: BG432 — XCV300E, XCV400E, XCV600E

Bank	Pin Description	Pin #
6	IO	AA30
6	IO	AC30
6	IO	AD29
6	IO	U31
6	IO	W28
6	IO_L103N_YY	AJ30
6	IO_L103P_YY	AH30
6	IO_L104N	AG28
6	IO_L104P	AH31
6	IO_L105N_Y	AG29
6	IO_L105P_Y	AG30
6	IO_VREF_L106N_Y	AF28
6	IO_L106P_Y	AG31
6	IO_L107N	AF29
6	IO_L107P	AF30
6	IO_L108N_Y	AE28
6	IO_L108P_Y	AF31
6	IO_VREF_L109N_YY	AE30
6	IO_L109P_YY	AD28
6	IO_L110N_Y	AD30
6	IO_L110P_Y	AD31
6	IO_VREF_L111N_Y	AC28 <sup>1</sup>
6	IO_L111P_Y	AC29
6	IO_VREF_L112N_YY	AB28
6	IO_L112P_YY	AB29
6	IO_L113N_YY	AB31
6	IO_L113P_YY	AA29
6	IO_L114N_Y	Y28
6	IO_L114P_Y	Y29
6	IO_L115N_Y	Y30
6	IO_L115P_Y	Y31
6	IO_L116N_Y	W29
6	IO_L116P_Y	W30
6	IO_VREF_L117N_YY	V28
6	IO_L117P_YY	V29
6	IO_L118N_Y	V30

Table 12: BG432 — XCV300E, XCV400E, XCV600E

Bank	Pin Description	Pin #
6	IO_L118P_Y	U29
6	IO_VREF_L119N_Y	U28 <sup>2</sup>
6	IO_L119P_Y	U30
6	IO	T30
7	IO	C30
7	IO	H29
7	IO	H31
7	IO	L29
7	IO	M31
7	IO	R28
7	IO_L120N_YY	T31
7	IO_L120P_YY	R29
7	IO_L121N_Y	R30
7	IO_VREF_L121P_Y	R31 <sup>2</sup>
7	IO_L122N_Y	P29
7	IO_L122P_Y	P28
7	IO_L123N_YY	P30
7	IO_VREF_L123P_YY	N30
7	IO_L124N_Y	N28
7	IO_L124P_Y	N31
7	IO_L125N_Y	M29
7	IO_L125P_Y	M28
7	IO_L126N_Y	M30
7	IO_L126P_Y	L30
7	IO_L127N_YY	K31
7	IO_L127P_YY	K30
7	IO_L128N_YY	K28
7	IO_VREF_L128P_YY	J30
7	IO_L129N_Y	J29
7	IO_VREF_L129P_Y	J28 <sup>1</sup>
7	IO_L130N_Y	H30
7	IO_L130P_Y	G30
7	IO_L131N_YY	H28
7	IO_VREF_L131P_YY	F31
7	IO_L132N_Y	G29

**Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E**

Bank	Pin Description	Pin#	See Note
0	IO_L11P_YY	B24	
0	IO_L12N_Y	E22	
0	IO_L12P_Y	C23	
0	IO_L13N_YY	A23	
0	IO_L13P_YY	D22	
0	IO_VREF_L14N_YY	E21	3
0	IO_L14P_YY	B22	
0	IO_L15N_Y	D21	
0	IO_L15P_Y	C21	
0	IO_L16N_YY	B21	
0	IO_L16P_YY	E20	
0	IO_VREF_L17N_YY	D20	
0	IO_L17P_YY	C20	
0	IO_L18N_Y	B20	
0	IO_L18P_Y	E19	
0	IO_L19N_Y	D19	
0	IO_L19P_Y	C19	
0	IO_VREF_L20N_Y	A19	
0	IO_L20P_Y	D18	
0	IO_LVDS_DLL_L21N	C18	
0	IO_VREF	E18	2
1	GCK2	D17	
1	IO	A3	
1	IO	D9	
1	IO	E8	
1	IO	E11	
1	IO_LVDS_DLL_L21P	E17	
1	IO_VREF_L22N_Y	C17	2
1	IO_L22P_Y	B17	
1	IO_L23N_Y	B16	
1	IO_VREF_L23P_Y	D16	
1	IO_L24N_Y	E16	
1	IO_L24P_Y	C16	
1	IO_L25N_Y	A15	

**Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E**

Bank	Pin Description	Pin#	See Note
1	IO_L25P_Y	C15	
1	IO_L26N_YY	D15	
1	IO_VREF_L26P_YY	E15	
1	IO_L27N_YY	C14	
1	IO_L27P_YY	D14	
1	IO_L28N_Y	A13	
1	IO_L28P_Y	E14	
1	IO_L29N_YY	C13	
1	IO_VREF_L29P_YY	D13	3
1	IO_L30N_YY	C12	
1	IO_L30P_YY	E13	
1	IO_L31N_Y	A11	
1	IO_L31P_Y	D12	
1	IO_L32N_YY	B11	
1	IO_L32P_YY	C11	
1	IO_L33N_YY	B10	
1	IO_VREF_L33P_YY	D11	
1	IO_L34N_Y	C10	
1	IO_L34P_Y	A9	
1	IO_L35N_Y	C9	
1	IO_VREF_L35P_Y	D10	4
1	IO_L36N_Y	A8	
1	IO_L36P_Y	B8	
1	IO_L37N_Y	E10	
1	IO_VREF_L37P_Y	C8	1
1	IO_L38N_YY	B7	
1	IO_VREF_L38P_YY	A6	
1	IO_L39N_YY	C7	
1	IO_L39P_Y	D8	
1	IO_L40N_Y	A5	
1	IO_L40P_Y	B5	
1	IO_L41N_YY	C6	
1	IO_VREF_L41P_YY	D7	
1	IO_L42N_YY	A4	
1	IO_L42P_YY	B4	

## FG456 Fine-Pitch Ball Grid Array Packages

XCV200E and XCV300E devices in FG456 fine-pitch Ball Grid Array packages have footprint compatibility. Pins labeled IO\_VREF can be used as either in both devices provided in this package. If the pin is not used as  $V_{REF}$ , it can be used as general I/O. Immediately following Table 18, see Table 19 for Differential Pair information.

Table 18: FG456 — XCV200E and XCV300E

Bank	Pin Description	Pin #
0	GCK3	C11
0	IO	A2 <sup>1</sup>
0	IO	A3
0	IO	A6 <sup>1</sup>
0	IO	A10
0	IO	B5
0	IO	B9
0	IO	C5
0	IO	D8
0	IO	D10
0	IO	E11 <sup>1</sup>
0	IO_L0N	D5
0	IO_L0P	B3
0	IO_VREF_L1N_YY	B4
0	IO_L1P_YY	E6
0	IO_L2N	A4
0	IO_L2P	E7
0	IO_VREF_L3N_YY	C6
0	IO_L3P_YY	D6
0	IO_L4N_Y	A5
0	IO_L4P_Y	B6
0	IO_L5N_Y	D7
0	IO_L5P_Y	C7
0	IO_VREF_L6N_YY	E8
0	IO_L6P_YY	B7
0	IO_L7N_YY	A7
0	IO_L7P_YY	E9
0	IO_L8N_Y	C8
0	IO_L8P_Y	B8
0	IO_L9N_Y	D9
0	IO_L9P_Y	A8

Table 18: FG456 — XCV200E and XCV300E

Bank	Pin Description	Pin #
0	IO_L10N	C9
0	IO_L10P	E10
0	IO_VREF_L11N_YY	A9
0	IO_L11P_YY	C10
0	IO_L12N_Y	F11
0	IO_L12P_Y	B10
0	IO_LVDS_DLL_L13N	B11
1	GCK2	A11
1	IO	A12 <sup>1</sup>
1	IO	A14
1	IO	B16 <sup>1</sup>
1	IO	B19
1	IO	E13
1	IO	E15
1	IO	E16
1	IO	E17 <sup>1</sup>
1	IO_LVDS_DLL_L13P	D11
1	IO_L14N_Y	C12
1	IO_L14P_Y	D12
1	IO_L15N_Y	B12
1	IO_L15P_Y	A13
1	IO_L16N_YY	E12
1	IO_VREF_L16P_YY	B13
1	IO_L17N_YY	C13
1	IO_L17P_YY	D13
1	IO_L18N_Y	B14
1	IO_L18P_Y	C14
1	IO_L19N_Y	F12
1	IO_L19P_Y	A15
1	IO_L20N_YY	B15
1	IO_L20P_YY	C15
1	IO_L21N_YY	A16
1	IO_VREF_L21P_YY	E14
1	IO_L22N_Y	D14
1	IO_L22P_Y	C16
1	IO_L23N_Y	D15

Table 20: FG676 — XCV400E, XCV600E

Bank	Pin Description	Pin #
5	IO_L129N YY	AB9
5	IO_L130P YY	AA9
5	IO_L130N YY	AF6
5	IO_L131P YY	AC8
5	IO_VREF_L131N YY	AC7
5	IO_L132P YY	AD6
5	IO_L132N YY	Y9
5	IO_L133P YY	AE5
5	IO_L133N YY	AA8
5	IO_L134P YY	AC6
5	IO_VREF_L134N YY	AB8
5	IO_L135P YY	AD5
5	IO_L135N YY	AA7
5	IO_L136P Y	AF4
5	IO_L136N Y	AC5
6	IO	P3
6	IO	AA3
6	IO	AC1 <sup>1</sup>
6	IO	P1 <sup>1</sup>
6	IO	R2 <sup>1</sup>
6	IO	T1 <sup>1</sup>
6	IO	V1 <sup>1</sup>
6	IO	W3
6	IO	Y2
6	IO	Y6
6	IO_L137N YY	AA5
6	IO_L137P YY	AC3
6	IO_L138N YY	AC2
6	IO_L138P YY	AB4
6	IO_L139N Y	W6
6	IO_L139P Y	AA4
6	IO_VREF_L140N Y	AB3
6	IO_L140P Y	Y5
6	IO_L141N Y	AB2
6	IO_L141P Y	V7
6	IO_L142N YY	AB1

Table 20: FG676 — XCV400E, XCV600E

Bank	Pin Description	Pin #
6	IO_L142P YY	Y4
6	IO_VREF_L143N YY	V5
6	IO_L143P YY	W5
6	IO_L144N YY	AA1
6	IO_L144P YY	V6
6	IO_L145N Y	W4
6	IO_L145P Y	Y3
6	IO_VREF_L146N Y	Y1 <sup>2</sup>
6	IO_L146P Y	U7
6	IO_L147N YY	W1
6	IO_L147P YY	V4
6	IO_L148N YY	W2
6	IO_VREF_L148P YY	U6
6	IO_L149N YY	V3
6	IO_L149P YY	T5
6	IO_L150N YY	U5
6	IO_L150P YY	U4
6	IO_L151N Y	T7
6	IO_L151P Y	U3
6	IO_L152N Y	U2
6	IO_L152P Y	T6
6	IO_L153N Y	U1
6	IO_L153P Y	T4
6	IO_L154N Y	R7
6	IO_L154P Y	T3
6	IO_VREF_L155N YY	R4
6	IO_L155P YY	R6
6	IO_L156N YY	R3
6	IO_L156P YY	R5
6	IO_L157N Y	P8
6	IO_L157P Y	P7
6	IO_VREF_L158N Y	R1
6	IO_L158P Y	P6
6	IO_L159N YY	P5
6	IO_L159P YY	P4
7	IO	D1 <sup>1</sup>

Table 22: FG680-XCV600E, XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
1	IO	C5
1	IO_LVDS_DLL_L29P	A19
1	IO_L30N_Y	C21
1	IO_VREF_L30P_Y	B19 <sup>2</sup>
1	IO_L31N_Y	C19
1	IO_L31P_Y	A18
1	IO_L32N_YY	D19
1	IO_VREF_L32P_YY	B18
1	IO_L33N_YY	C18
1	IO_L33P_YY	A17
1	IO_L34N_Y	D18
1	IO_L34P_Y	B17
1	IO_L35N_Y	E18
1	IO_L35P_Y	A16
1	IO_L36N_YY	C17
1	IO_VREF_L36P_YY	D17
1	IO_L37N_YY	B16
1	IO_L37P_YY	E17
1	IO_L38N_Y	A15
1	IO_L38P_Y	C16
1	IO_L39N_Y	B15
1	IO_L39P_Y	D16
1	IO_L40N_YY	A14
1	IO_VREF_L40P_YY	B14 <sup>1</sup>
1	IO_L41N_YY	C15
1	IO_L41P_YY	A13
1	IO_L42N_Y	D15
1	IO_L42P_Y	B13
1	IO_L43N_Y	C14
1	IO_L43P_Y	A12
1	IO_L44N_YY	D14
1	IO_L44P_YY	C13
1	IO_L45N_YY	B12
1	IO_VREF_L45P_YY	D13
1	IO_L46N_Y	A11
1	IO_L46P_Y	C12

Table 22: FG680-XCV600E, XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
1	IO_L47N_Y	B11
1	IO_L47P_Y	C11
1	IO_L48N_YY	A10
1	IO_VREF_L48P_YY	D11
1	IO_L49N_YY	B10
1	IO_L49P_YY	C10
1	IO_L50N_Y	A9
1	IO_VREF_L50P_Y	D10 <sup>3</sup>
1	IO_L51N_Y	B9
1	IO_L51P_Y	C9
1	IO_L52N_YY	A8
1	IO_VREF_L52P_YY	B8
1	IO_L53N_YY	D9
1	IO_L53P_YY	A7
1	IO_L54N_Y	C8
1	IO_L54P_Y	B7
1	IO_L55N_Y	D8
1	IO_L55P_Y	A6
1	IO_L56N_YY	C7
1	IO_VREF_L56P_YY	B6
1	IO_L57N_YY	D7
1	IO_L57P_YY	A5
1	IO_L58N_Y	C6
1	IO_VREF_L58P_Y	B5 <sup>1</sup>
1	IO_L59N_Y	D6
1	IO_L59P_Y	A4
1	IO_WRITE_L60N_YY	B4
1	IO_CS_L60P_YY	D5
2	IO	D1
2	IO	F4
2	IO_DOUT_BUSY_L61P_YY	E3
2	IO_DIN_D0_L61N_YY	C2
2	IO_L62P_Y	D3
2	IO_L62N_Y	F3
2	IO_VREF_L63P	D2 <sup>1</sup>

Table 22: FG680-XCV600E, XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
4	IO_VREF_L132P_YY	AV8
4	IO_L132N_YY	AU9
4	IO_L133P_Y	AW8
4	IO_L133N_Y	AT10
4	IO_VREF_L134P_Y	AV9 <sup>3</sup>
4	IO_L134N_Y	AU10
4	IO_L135P_YY	AW9
4	IO_L135N_YY	AT11
4	IO_VREF_L136P_YY	AV10
4	IO_L136N_YY	AU11
4	IO_L137P_Y	AW10
4	IO_L137N_Y	AU12
4	IO_L138P_Y	AV11
4	IO_L138N_Y	AT13
4	IO_VREF_L139P_YY	AW11
4	IO_L139N_YY	AU13
4	IO_L140P_YY	AT14
4	IO_L140N_YY	AV12
4	IO_L141P_Y	AU14
4	IO_L141N_Y	AW12
4	IO_L142P_Y	AT15
4	IO_L142N_Y	AV13
4	IO_L143P_YY	AU15
4	IO_L143N_YY	AW13
4	IO_VREF_L144P_YY	AV14 <sup>1</sup>
4	IO_L144N_YY	AT16
4	IO_L145P_Y	AW14
4	IO_L145N_Y	AU16
4	IO_L146P_Y	AV15
4	IO_L146N_Y	AR17
4	IO_L147P_YY	AW15
4	IO_L147N_YY	AT17
4	IO_VREF_L148P_YY	AU17
4	IO_L148N_YY	AV16
4	IO_L149P_Y	AR18
4	IO_L149N_Y	AW16

Table 22: FG680-XCV600E, XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
4	IO_L150P_Y	AT18
4	IO_L150N_Y	AV17
4	IO_L151P_YY	AU18
4	IO_L151N_YY	AW17
4	IO_VREF_L152P_YY	AT19
4	IO_L152N_YY	AV18
4	IO_L153P_Y	AU19
4	IO_L153N_Y	AW18
4	IO_VREF_L154P	AU21 <sup>2</sup>
4	IO_L154N	AV19
4	IO_LVDS_DLL_L155P	AT21
5	GCK1	AU22
5	IO	AT34
5	IO	AW20
5	IO_LVDS_DLL_L155N	AT22
5	IO_VREF_L156P_Y	AV20 <sup>2</sup>
5	IO_L156N_Y	AR22
5	IO_L157P_YY	AV23
5	IO_VREF_L157N_YY	AW21
5	IO_L158P_YY	AU23
5	IO_L158N_YY	AV21
5	IO_L159P_Y	AT23
5	IO_L159N_Y	AW22
5	IO_L160P_Y	AR23
5	IO_L160N_Y	AV22
5	IO_L161P_YY	AV24
5	IO_VREF_L161N_YY	AW23
5	IO_L162P_YY	AW24
5	IO_L162N_YY	AU24
5	IO_L163P_Y	AW25
5	IO_L163N_Y	AT24
5	IO_L164P_Y	AV25
5	IO_L164N_Y	AU25
5	IO_L165P_YY	AW26
5	IO_VREF_L165N_YY	AT25 <sup>1</sup>

**Table 23: FG680 Differential Pin Pair Summary**  
**XCV600E, XCV1000E, XCV1600E, XCV2000E**

Pair	Bank	P Pin	N Pin	AO	Other Functions
52	1	B8	A8	✓	VREF
53	1	A7	D9	✓	-
54	1	B7	C8	3	-
55	1	A6	D8	3	-
56	1	B6	C7	✓	VREF
57	1	A5	D7	✓	-
58	1	B5	C6	5	VREF
59	1	A4	D6	5	-
60	1	D5	B4	✓	CS
61	2	E3	C2	✓	DIN, D0
62	2	D3	F3	6	-
63	2	D2	G4	4	VREF
64	2	G3	E2	4	-
65	2	H4	E1	6	VREF
66	2	H3	F2	✓	-
67	2	J4	F1	4	-
68	2	J3	G2	6	-
69	2	G1	K4	✓	VREF
70	2	H2	K3	✓	-
71	2	H1	L4	7	VREF
72	2	J2	L3	4	-
73	2	J1	M3	✓	VREF
74	2	K2	N4	✓	-
75	2	K1	N3	4	-
76	2	L2	P4	✓	D1
77	2	P3	L1	✓	D2
78	2	R4	M2	6	-
79	2	R3	M1	4	-
80	2	T4	N2	4	-
81	2	N1	T3	6	VREF
82	2	P2	U5	✓	-
83	2	P1	U4	4	-
84	2	R2	U3	6	-
85	2	V5	R1	✓	D3

**Table 23: FG680 Differential Pin Pair Summary**  
**XCV600E, XCV1000E, XCV1600E, XCV2000E**

Pair	Bank	P Pin	N Pin	AO	Other Functions
86	2	V4	T2	✓	-
87	2	V3	T1	7	-
88	2	W4	U2	4	-
89	2	W3	U1	✓	VREF
90	2	AA3	V2	✓	-
91	2	AA4	V1	4	VREF
92	2	AB2	W2	✓	-
93	3	AB4	W1	4	VREF
94	3	AB5	Y2	✓	-
95	3	AC2	Y1	✓	VREF
96	3	AC3	AA1	4	-
97	3	AC4	AA2	7	-
98	3	AC5	AB1	✓	-
99	3	AD3	AC1	✓	VREF
100	3	AD1	AD4	6	-
101	3	AD2	AE3	4	-
102	3	AE1	AE4	✓	-
103	3	AE2	AF3	6	VREF
104	3	AF4	AF1	4	-
105	3	AG3	AF2	4	-
106	3	AG4	AG1	6	-
107	3	AH3	AG2	✓	D5
108	3	AH1	AJ2	✓	VREF
109	3	AH2	AJ3	4	-
110	3	AJ1	AJ4	✓	-
111	3	AK1	AK3	✓	VREF
112	3	AK2	AK4	4	-
113	3	AL1	AL2	7	VREF
114	3	AM1	AL3	✓	-
115	3	AM2	AL4	✓	VREF
116	3	AM3	AN1	6	-
117	3	AM4	AP1	4	-
118	3	AN2	AP2	✓	-
119	3	AN3	AR1	6	VREF

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
1	IO_L57N_Y	D9
1	IO_VREF_L57P_Y	A12 <sup>2</sup>
1	IO_L58N_Y	E9
1	IO_L58P_Y	C12
1	IO_L59N_YY	B12
1	IO_VREF_L59P_YY	D8
1	IO_L60N_YY	A11
1	IO_L60P_YY	E8
1	IO_L61N_Y	C7
1	IO_L61P_Y	A10
1	IO_L62N_Y	C6
1	IO_L62P_Y	B10
1	IO_L63N_YY	A9
1	IO_VREF_L63P_YY	B9
1	IO_L64N_YY	A8
1	IO_L64P_YY	E7
1	IO_L65N_Y	B8
1	IO_L65P_Y	C5
1	IO_L66N_Y	A7
1	IO_VREF_L66P_Y	A6
1	IO_L67N_Y	B7
1	IO_L67P_Y	D6
1	IO_L68N_Y	A5
1	IO_L68P_Y	C4
1	IO_WRITE_L69N_YY	B6
1	IO_CS_L69P_YY	E6
2	IO	H2
2	IO	H3
2	IO	J1
2	IO	K5
2	IO	M2
2	IO	N1
2	IO	R5
2	IO	U1
2	IO	U4
2	IO	W3

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
2	IO	Y3
2	IO	AA3
2	IO_DOUT_BUSY_L70P_YY	F5
2	IO_DIN_D0_L70N_YY	D2
2	IO_L71P_Y	E4
2	IO_L71N_Y	E2
2	IO_L72P_Y	D3
2	IO_L72N_Y	F2
2	IO_VREF_L73P_Y	E1
2	IO_L73N_Y	F4
2	IO_L74P	G2
2	IO_L74N	E3
2	IO_L75P_Y	F1
2	IO_L75N_Y	G5
2	IO_VREF_L76P_Y	G1
2	IO_L76N_Y	F3
2	IO_L77P_YY	G4
2	IO_L77N_YY	H1
2	IO_L78P_Y	J2
2	IO_L78N_Y	G3
2	IO_L79P_Y	H5
2	IO_L79N_Y	K2
2	IO_VREF_L80P_YY	H4
2	IO_L80N_YY	K1
2	IO_L81P_YY	L2
2	IO_L81N_YY	L3
2	IO_VREF_L82P_Y	L1 <sup>2</sup>
2	IO_L82N_Y	J5
2	IO_L83P_Y	J4
2	IO_L83N_Y	M3
2	IO_VREF_L84P_YY	J3
2	IO_L84N_YY	M1
2	IO_L85P_YY	N2
2	IO_L85N_YY	K4
2	IO_L86P_Y	N3
2	IO_L86N_Y	K3
2	IO_VREF_L87P_YY	L5

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
3	IO_L117N_Y	AJ5
3	IO_L118P	AG2
3	IO_L118N	AK4
3	IO_L119P_Y	AG3
3	IO_L119N_Y	AL4
3	IO_L120P_Y	AH1
3	IO_L120N_Y	AL5
3	IO_L121P_Y	AH2
3	IO_L121N_Y	AM4
3	IO_L122P_YY	AH3
3	IO_D5_L122N_YY	AM5
3	IO_D6_L123P_YY	AJ1
3	IO_VREF_L123N_YY	AN3
3	IO_L124P_Y	AN4
3	IO_L124N_Y	AJ3
3	IO_L125P_YY	AN5
3	IO_L125N_YY	AK1
3	IO_L126P_YY	AK2
3	IO_VREF_L126N_YY	AP4
3	IO_L127P_Y	AK3
3	IO_L127N_Y	AP5
3	IO_L128P_Y	AR3
3	IO_VREF_L128N_Y	AL2 <sup>2</sup>
3	IO_L129P_YY	AR4
3	IO_L129N_YY	AL3
3	IO_L130P_YY	AM1
3	IO_VREF_L130N_YY	AT3
3	IO_L131P_Y	AM2
3	IO_L131N_Y	AT4
3	IO_L132P_Y	AT5
3	IO_L132N_Y	AN1
3	IO_L133P_YY	AU3
3	IO_L133N_YY	AN2
3	IO_L134P_Y	AP1
3	IO_VREF_L134N_Y	AP2
3	IO_L135P_Y	AR1
3	IO_L135N_Y	AV3

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
3	IO_L136P	AR2
3	IO_L136N	AT1
3	IO_L137P_Y	AV4
3	IO_VREF_L137N_Y	AT2
3	IO_L138P_Y	AU1
3	IO_L138N_Y	AU5
3	IO_L139P_Y	AU2
3	IO_L139N_Y	AW3
3	IO_D7_L140P_YY	AV1
3	IO_INIT_L140N_YY	AW5
4	GCK0	BA22
4	IO	AV17
4	IO	AY11
4	IO	AY12
4	IO	AY13
4	IO	AY14
4	IO	BA8
4	IO	BA17
4	IO	BA19
4	IO	BA20
4	IO	BA21
4	IO	BB9
4	IO	BB18
4	IO_L141P_YY	AV6
4	IO_L141N_YY	BA4
4	IO_L142P_Y	AY4
4	IO_L142N_Y	BA5
4	IO_L143P_Y	AW6
4	IO_L143N_Y	BB5
4	IO_VREF_L144P_Y	BA6
4	IO_L144N_Y	AY5
4	IO_L145P_Y	BB6
4	IO_L145N_Y	AY6
4	IO_L146P_YY	BA7
4	IO_L146N_YY	AV7
4	IO_VREF_L147P_YY	BB7

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
6	IO_VREF_L245N_Y	AB40 <sup>1</sup>
6	IO_L245P_Y	AC39
7	IO	F38
7	IO	H40
7	IO	H41
7	IO	J42
7	IO	K39
7	IO	L42
7	IO	N40
7	IO	T40
7	IO	U40
7	IO	V38
7	IO	W42
7	IO	Y42
7	IO	AA42
7	IO_L246N_YY	AA41
7	IO_L246P_YY	AB39
7	IO_L247N_Y	Y41
7	IO_VREF_L247P_Y	AA39 <sup>1</sup>
7	IO_L248N_YY	Y40
7	IO_L248P_YY	Y39
7	IO_L249N_YY	Y38
7	IO_VREF_L249P_YY	W41
7	IO_L250N_Y	W40
7	IO_L250P_Y	W39
7	IO_L251N_Y	W38
7	IO_L251P_Y	V41
7	IO_L252N_YY	V39
7	IO_L252P_YY	V40
7	IO_L253N_YY	V42
7	IO_VREF_L253P_YY	U39
7	IO_L254N_Y	U41
7	IO_L254P_Y	U38
7	IO_L255N_Y	U42
7	IO_L255P_Y	T39
7	IO_L256N_YY	T41

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
7	IO_L256P_YY	T38
7	IO_L257N_Y	R39
7	IO_VREF_L257P_Y	T42
7	IO_L258N_Y	R42
7	IO_L258P_Y	R38
7	IO_L259N	R40
7	IO_L259P	P39
7	IO_L260N_Y	R41
7	IO_L260P_Y	P38
7	IO_L261N_Y	P42
7	IO_L261P_Y	N39
7	IO_L262N_Y	P40
7	IO_L262P_Y	M39
7	IO_L263N_YY	P41
7	IO_L263P_YY	M38
7	IO_L264N_YY	N42
7	IO_VREF_L264P_YY	L39
7	IO_L265N_Y	L38
7	IO_L265P_Y	N41
7	IO_L266N_YY	K40
7	IO_L266P_YY	M42
7	IO_L267N_YY	M40
7	IO_VREF_L267P_YY	K38
7	IO_L268N_Y	M41
7	IO_L268P_Y	J40
7	IO_L269N_Y	J39
7	IO_VREF_L269P_Y	L40
7	IO_L270N_YY	J38
7	IO_L270P_YY	L41
7	IO_L271N_YY	K42
7	IO_VREF_L271P_YY	H39
7	IO_L272N_Y	K41
7	IO_L272P_Y	H38
7	IO_L273N_Y	J41
7	IO_L273P_Y	G40
7	IO_L274N_YY	H42
7	IO_L274P_YY	G39

**Table 25: FG860 Differential Pin Pair Summary  
XCV1000E, XCV1600E, XCV2000E**

Pair	Bank	P Pin	N Pin	AO	Other Functions
256	7	T38	T41	✓	-
257	7	T42	R39	1	VREF
258	7	R38	R42	2	-
259	7	P39	R40	4	-
260	7	P38	R41	2	-
261	7	N39	P42	1	-
262	7	M39	P40	3	-
263	7	M38	P41	✓	-
264	7	L39	N42	✓	VREF
265	7	N41	L38	2	-
266	7	M42	K40	✓	-
267	7	K38	M40	✓	VREF
268	7	J40	M41	2	-
269	7	L40	J39	5	VREF
270	7	L41	J38	✓	-
271	7	H39	K42	✓	VREF
272	7	H38	K41	1	-
273	7	G40	J41	2	-
274	7	G39	H42	✓	-
275	7	G42	G38	1	VREF
276	7	F40	G41	2	-
277	7	F41	F42	4	-
278	7	E42	F39	2	VREF
279	7	E41	E40	1	-
280	7	D41	E39	3	-

**Notes:**

1. AO in the XCV1000E, 2000E.
2. AO in the XCV1000E, 1600E.
3. AO in the XCV2000E.
4. AO in the XCV1600E.
5. AO in the XCV1000E.

**FG900 Fine-Pitch Ball Grid Array Package**

XCV600E, XCV1000E, and XCV1600E devices in the FG900 fine-pitch Ball Grid Array package have footprint compatibility. Pins labeled IO\_VREF can be used as either in all parts unless device-dependent as indicated in the footnotes. If the pin is not used as V<sub>REF</sub>, it can be used as general I/O. Immediately following Table 26, see Table 27 for Differential Pair information.

**Table 26: FG900 — XCV600E, XCV1000E, XCV1600E**

Bank	Pin Description	Pin #
0	GCK3	C15
0	IO	A7 <sup>4</sup>
0	IO	A13 <sup>4</sup>
0	IO	C5 <sup>4</sup>
0	IO	C6 <sup>4</sup>
0	IO	C14 <sup>4</sup>
0	IO	D8 <sup>5</sup>
0	IO	D10
0	IO	D13 <sup>4</sup>
0	IO	E6
0	IO	E9 <sup>5</sup>
0	IO	E14 <sup>5</sup>
0	IO	F9 <sup>4</sup>
0	IO	F14 <sup>5</sup>
0	IO	G15
0	IO	K11 <sup>5</sup>
0	IO	K12
0	IO	L13 <sup>4</sup>
0	IO_L0N_YY	C4 <sup>4</sup>
0	IO_L0P_YY	F7 <sup>3</sup>
0	IO_L1N_Y	D5
0	IO_L1P_Y	G8
0	IO_VREF_L2N_Y	A3 <sup>1</sup>
0	IO_L2P_Y	H9
0	IO_L3N_Y	B4 <sup>4</sup>
0	IO_L3P_Y	J10 <sup>4</sup>
0	IO_L4N_YY	A4
0	IO_L4P_YY	D6
0	IO_VREF_L5N_YY	E7
0	IO_L5P_YY	B5

**Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

Bank	Pin Description	Pin #
0	IO_L6P_YY	H10 <sup>5</sup>
0	IO_L7N_Y	D7
0	IO_L7P_Y	B5
0	IO_L8N_Y	K12
0	IO_L8P_Y	E8
0	IO_L9N	B6 <sup>4</sup>
0	IO_L9P	F9 <sup>5</sup>
0	IO_L10N_YY	G10
0	IO_L10P_YY	C7
0	IO_VREF_L11N_YY	D8
0	IO_L11P_YY	B7
0	IO_L12N	H11 <sup>4</sup>
0	IO_L12P	C8 <sup>5</sup>
0	IO_L13N_Y	E9
0	IO_L13P_Y	B8
0	IO_VREF_L14N_Y	K13 <sup>2</sup>
0	IO_L14P_Y	G11
0	IO_L15N	A8 <sup>4</sup>
0	IO_L15P	F10 <sup>5</sup>
0	IO_L16N_YY	C9
0	IO_L16P_YY	H12
0	IO_VREF_L17N_YY	D10
0	IO_L17P_YY	A9
0	IO_L18N_Y	F11
0	IO_L18P_Y	A10
0	IO_L19N_Y	K14
0	IO_L19P_Y	C10
0	IO_VREF_L20N_YY	H13
0	IO_L20P_YY	G12
0	IO_L21N_YY	A11
0	IO_L21P_YY	B11
0	IO_L22N_Y	E12
0	IO_L22P_Y	D11
0	IO_L23N_Y	G13

**Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

Bank	Pin Description	Pin #
0	IO_L23P_Y	C12
0	IO_L24N_Y	K15
0	IO_L24P_Y	A12
0	IO_L25N_Y	B12
0	IO_L25P_Y	H14
0	IO_L26N_YY	D12
0	IO_L26P_YY	F13
0	IO_VREF_L27N_YY	A13
0	IO_L27P_YY	B13
0	IO_L28N_YY	J15 <sup>4</sup>
0	IO_L28P_YY	G14 <sup>5</sup>
0	IO_L29N_Y	C13
0	IO_L29P_Y	F14
0	IO_L30N_Y	H15
0	IO_L30P_Y	D13
0	IO_L31N	A14 <sup>4</sup>
0	IO_L31P	K16 <sup>5</sup>
0	IO_L32N_YY	E14
0	IO_L32P_YY	B14
0	IO_VREF_L33N_YY	G15
0	IO_L33P_YY	D14
0	IO_L34N	J16 <sup>4</sup>
0	IO_L34P	D15 <sup>5</sup>
0	IO_L35N_Y	F15
0	IO_L35P_Y	B15
0	IO_L36N_Y	A15
0	IO_L36P_Y	E15
0	IO_L37N	G16 <sup>4</sup>
0	IO_L37P	A16 <sup>5</sup>
0	IO_L38N_YY	F16
0	IO_L38P_YY	J17
0	IO_VREF_L39N_YY	C16
0	IO_L39P_YY	B16
0	IO_L40N_Y	H17

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
12/7/99	1.0	Initial Xilinx release.
1/10/00	1.1	Re-released with spd.txt v. 1.18, FG860/900/1156 package information, and additional DLL, Select RAM and SelectI/O information.
1/28/00	1.2	Added Delay Measurement Methodology table, updated SelectI/O section, Figures 30, 54, & 55, text explaining Table 5, $T_{BYP}$ values, buffered Hex Line info, p. 8, I/O Timing Measurement notes, notes for Tables 15, 16, and corrected F1156 pinout table footnote references.
2/29/00	1.3	Updated pinout tables, $V_{CC}$ page 20, and corrected Figure 20.
5/23/00	1.4	Correction to table on p. 22.
7/10/00	1.5	<ul style="list-style-type: none"> <li>• Numerous minor edits.</li> <li>• Data sheet upgraded to Preliminary.</li> <li>• Preview -8 numbers added to <b>Virtex-E Electrical Characteristics</b> tables.</li> </ul>
8/1/00	1.6	<ul style="list-style-type: none"> <li>• Reformatted entire document to follow new style guidelines.</li> <li>• Changed speed grade values in tables on pages 35-37.</li> </ul>
9/20/00	1.7	<ul style="list-style-type: none"> <li>• Min values added to <b>Virtex-E Electrical Characteristics</b> tables.</li> <li>• XCV2600E and XCV3200E numbers added to <b>Virtex-E Electrical Characteristics</b> tables (Module 3).</li> <li>• Corrected user I/O count for XCV100E device in Table 1 (Module 1).</li> <li>• Changed several pins to "No Connect in the XCV100E" and removed duplicate <math>V_{CCINT}</math> pins in Table ~ (Module 4).</li> <li>• Changed pin J10 to "No connect in XCV600E" in Table 74 (Module 4).</li> <li>• Changed pin J30 to "<math>V_{REF}</math> or I/O option only in the XCV600E" in Table 74 (Module 4).</li> <li>• Corrected pair 18 in Table 75 (Module 4) to be "AO in the XCV1000E, XCV1600E".</li> </ul>
11/20/00	1.8	<ul style="list-style-type: none"> <li>• Upgraded speed grade -8 numbers in <b>Virtex-E Electrical Characteristics</b> tables to Preliminary.</li> <li>• Updated minimums in Table 13 and added notes to Table 14.</li> <li>• Added note 2 to <b>Absolute Maximum Ratings</b>.</li> <li>• Changed speed grade -8 numbers for <math>T_{SHCKO32}</math>, <math>T_{REG}</math>, <math>T_{BCCS}</math>, and <math>T_{ICKOF}</math>.</li> <li>• Changed all minimum hold times to -0.4 under <b>Global Clock Set-Up and Hold for LVTTL Standard, with DLL</b>.</li> <li>• Revised maximum <math>T_{DLLPW}</math> in -6 speed grade for <b>DLL Timing Parameters</b>.</li> <li>• Changed GCLK0 to BA22 for FG860 package in Table 46.</li> </ul>
2/12/01	1.9	<ul style="list-style-type: none"> <li>• Revised footnote for Table 14.</li> <li>• Added numbers to <b>Virtex-E Electrical Characteristics</b> tables for XCV1000E and XCV2000E devices.</li> <li>• Updated Table 27 and Table 78 to include values for XCV400E and XCV600E devices.</li> <li>• Revised Table 62 to include pinout information for the XCV400E and XCV600E devices in the BG560 package.</li> <li>• Updated footnotes 1 and 2 for Table 76 to include XCV2600E and XCV3200E devices.</li> </ul>