



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 600 |
| Number of Logic Elements/Cells | 2700 |
| Total RAM Bits | 81920 |
| Number of I/O | 158 |
| Number of Gates | 128236 |
| Voltage - Supply | 1.71V ~ 1.89V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 240-BFQFP |
| Supplier Device Package | 240-PQFP (32x32) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcv100e-6pq240i |

forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals can be configured to operate asynchronously. All of the control signals are independently invertible, and are shared by the two flip-flops within the slice.

Additional Logic

The F5 multiplexer in each slice combines the function generator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 multiplexer, or selected functions of up to nine inputs.

Similarly, the F6 multiplexer combines the outputs of all four function generators in the CLB by selecting one of the F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected functions of up to 19 inputs.

Each CLB has four direct feedthrough paths, two per slice. These paths provide extra data input lines or additional local routing that does not consume logic resources.

Arithmetic Logic

Dedicated carry logic provides fast arithmetic carry capability for high-speed arithmetic functions. The Virtex-E CLB supports two separate carry chains, one per Slice. The height of the carry chains is two bits per CLB.

The arithmetic logic includes an XOR gate that allows a 2-bit full adder to be implemented within a slice. In addition, a dedicated AND gate improves the efficiency of multiplier implementation. The dedicated carry path can also be used to cascade function generators for implementing wide logic functions.

BUFTs

Each Virtex-E CLB contains two 3-state drivers (BUFTs) that can drive on-chip buses. See **Dedicated Routing**. Each Virtex-E BUFT has an independent 3-state control pin and an independent input pin.

Block SelectRAM

Virtex-E FPGAs incorporate large block SelectRAM memories. These complement the Distributed SelectRAM memories that provide shallow RAM structures implemented in CLBs.

Block SelectRAM memory blocks are organized in columns, starting at the left (column 0) and right outside edges and inserted every 12 CLB columns (see notes for smaller devices). Each memory block is four CLBs high, and each memory column extends the full height of the chip, immediately adjacent (to the right, except for column 0) of the CLB column locations indicated in **Table 3**.

Table 3: CLB/Block RAM Column Locations

| XCV Device /Col. | 0 | 12 | 24 | 36 | 48 | 60 | 72 | 84 | 96 | 108 | 120 | 138 | 156 |
|------------------|-------------------------|----|----|----|----|----|----|----|----|-----|-----|-----|-----|
| 50E | Columns 0, 6, 18, & 24 | | | | | | | | | | | | |
| 100E | Columns 0, 12, 18, & 30 | | | | | | | | | | | | |
| 200E | Columns 0, 12, 30, & 42 | | | | | | | | | | | | |
| 300E | ✓ | ✓ | | ✓ | ✓ | | | | | | | | |
| 400E | ✓ | ✓ | | | ✓ | ✓ | | | | | | | |
| 600E | ✓ | ✓ | ✓ | | ✓ | ✓ | ✓ | | | | | | |
| 1000E | ✓ | ✓ | ✓ | | | | ✓ | ✓ | ✓ | | | | |
| 1600E | ✓ | ✓ | ✓ | ✓ | | | ✓ | ✓ | ✓ | ✓ | | | |
| 2000E | ✓ | ✓ | ✓ | ✓ | | | | ✓ | ✓ | ✓ | ✓ | | |
| 2600E | ✓ | ✓ | ✓ | ✓ | | | | | ✓ | ✓ | ✓ | ✓ | |
| 3200E | ✓ | ✓ | ✓ | ✓ | | | | | | ✓ | ✓ | ✓ | ✓ |

Table 4 shows the amount of block SelectRAM memory that is available in each Virtex-E device.

Table 4: Virtex-E Block SelectRAM Amounts

| Virtex-E Device | # of Blocks | Block SelectRAM Bits |
|-----------------|-------------|----------------------|
| XCV50E | 16 | 65,536 |
| XCV100E | 20 | 81,920 |
| XCV200E | 28 | 114,688 |
| XCV300E | 32 | 131,072 |
| XCV400E | 40 | 163,840 |
| XCV600E | 72 | 294,912 |
| XCV1000E | 96 | 393,216 |
| XCV1600E | 144 | 589,824 |
| XCV2000E | 160 | 655,360 |
| XCV2600E | 184 | 753,664 |
| XCV3200E | 208 | 851,968 |

As illustrated in **Figure 6**, each block SelectRAM cell is a fully synchronous dual-ported (True Dual Port) 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.

represents a combination of the LVTTL IBUFG and BUFG symbols, such that the output of the BUFGP can connect directly to the clock pins throughout the design.

Unlike previous architectures, the Virtex-E BUFGP symbol can only be placed in a global clock pad location. The LOC property can specify a location for the BUFGP.

OBUF

An OBUF must drive outputs through an external output port. The generic output buffer (OBUF) symbol appears in [Figure 40](#).

The extension to the base name defines which I/O standard the OBUF uses. With no extension specified for the generic OBUF symbol, the assumed standard is slew rate limited LVTTL with 12 mA drive strength.




Figure 40: Virtex-E Output Buffer (OBUF) Symbol

The LVTTL OBUF additionally can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals.

LVTTL output buffers have selectable drive strengths.

The format for LVTTL OBUF symbol names is as follows:

OBUF_<slew_rate>_<drive_strength>

where <slew_rate> is either F (Fast) or S (Slow), and <drive_strength> is specified in millamps (2, 4, 6, 8, 12, 16, or 24).

The following list details variations of the OBUF symbol.

- OBUF
- OBUF_S_2
- OBUF_S_4
- OBUF_S_6
- OBUF_S_8
- OBUF_S_12
- OBUF_S_16
- OBUF_S_24
- OBUF_F_2
- OBUF_F_4
- OBUF_F_6
- OBUF_F_8
- OBUF_F_12
- OBUF_F_16
- OBUF_F_24
- OBUF_LVCMOS2
- OBUF_PCI33_3

- OBUF_PCI66_3
- OBUF_GTL
- OBUF_GTL_P
- OBUF_HSTL_I
- OBUF_HSTL_III
- OBUF_HSTL_IV
- OBUF_SSTL3_I
- OBUF_SSTL3_II
- OBUF_SSTL2_I
- OBUF_SSTL2_II
- OBUF_CTT
- OBUF_AGP
- OBUF_LVCMOS18
- OBUF_LVDS
- OBUF_LVPECL

The Virtex-E series supports eight banks for the HQ and PQ packages. The CS packages support four V_{CCO} banks.

OBUF placement restrictions require that within a given V_{CCO} bank each OBUF share the same output source drive voltage. Input buffers of any type and output buffers that do not require V_{CCO} can be placed within any V_{CCO} bank. [Table 20](#) summarizes the Virtex-E output compatibility requirements. The LOC property can specify a location for the OBUF.

Table 20: Output Standards Compatibility Requirements

| | |
|-----------|--|
| Rule 1 | Only outputs with standards that share compatible V_{CCO} can be used within the same bank. |
| Rule 2 | There are no placement restrictions for outputs with standards that do not require a V_{CCO} . |
| V_{CCO} | Compatible Standards |
| 3.3 | LVTTL, SSTL3_I, SSTL3_II, CTT, AGP, GTL, GTL+, PCI33_3, PCI66_3 |
| 2.5 | SSTL2_I, SSTL2_II, LVCMOS2, GTL, GTL+ |
| 1.5 | HSTL_I, HSTL_III, HSTL_IV, GTL, GTL+ |

OBUFT

The generic 3-state output buffer OBUFT (see [Figure 41](#)) typically implements 3-state outputs or bidirectional I/O.

The extension to the base name defines which I/O standard OBUFT uses. With no extension specified for the generic OBUFT symbol, the assumed standard is slew rate limited LVTTL with 12 mA drive strength.

The LVTTL OBUFT additionally can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals.

Input termination techniques include the following.

- None
- Parallel (Shunt)

These termination techniques can be applied in any combination. A generic example of each combination of termination methods appears in **Figure 43**.




Figure 43: Overview of Standard Input and Output Termination Methods

Simultaneous Switching Guidelines

Ground bounce can occur with high-speed digital ICs when multiple outputs change states simultaneously, causing undesired transient behavior on an output, or in the internal logic. This problem is also referred to as the Simultaneous Switching Output (SSO) problem.

Ground bounce is primarily due to current changes in the combined inductance of ground pins, bond wires, and ground metallization. The IC internal ground level deviates from the external system ground level for a short duration (a few nanoseconds) after multiple outputs change state simultaneously.

Ground bounce affects stable Low outputs and all inputs because they interpret the incoming signal by comparing it to the internal ground. If the ground bounce amplitude exceeds the actual instantaneous noise margin, then a non-changing input can be interpreted as a short pulse with a polarity opposite to the ground bounce.

Table 21 provides guidelines for the maximum number of simultaneously switching outputs allowed per output power/ground pair to avoid the effects of ground bounce. See **Table 22** for the number of effective output power/ground pairs for each Virtex-E device and package combination.

Table 21: Guidelines for Max Number of Simultaneously Switching Outputs per Power/Ground Pair

| Standard | Package | | |
|-----------------------------------|--------------|----|--------|
| | BGA, CS, FGA | HQ | PQ, TQ |
| LVTTL Slow Slew Rate, 2 mA drive | 68 | 49 | 36 |
| LVTTL Slow Slew Rate, 4 mA drive | 41 | 31 | 20 |
| LVTTL Slow Slew Rate, 6 mA drive | 29 | 22 | 15 |
| LVTTL Slow Slew Rate, 8 mA drive | 22 | 17 | 12 |
| LVTTL Slow Slew Rate, 12 mA drive | 17 | 12 | 9 |
| LVTTL Slow Slew Rate, 16 mA drive | 14 | 10 | 7 |
| LVTTL Slow Slew Rate, 24 mA drive | 9 | 7 | 5 |
| LVTTL Fast Slew Rate, 2 mA drive | 40 | 29 | 21 |
| LVTTL Fast Slew Rate, 4 mA drive | 24 | 18 | 12 |
| LVTTL Fast Slew Rate, 6 mA drive | 17 | 13 | 9 |
| LVTTL Fast Slew Rate, 8 mA drive | 13 | 10 | 7 |
| LVTTL Fast Slew Rate, 12 mA drive | 10 | 7 | 5 |
| LVTTL Fast Slew Rate, 16 mA drive | 8 | 6 | 4 |
| LVTTL Fast Slew Rate, 24 mA drive | 5 | 4 | 3 |
| LVC MOS | 10 | 7 | 5 |
| PCI | 8 | 6 | 4 |
| GTL | 4 | 4 | 4 |
| GTL+ | 4 | 4 | 4 |

| Date | Version | Revision |
|----------|---------|---|
| 9/20/00 | 1.7 | <ul style="list-style-type: none"> Min values added to Virtex-E Electrical Characteristics tables. XCV2600E and XCV3200E numbers added to Virtex-E Electrical Characteristics tables (Module 3). Corrected user I/O count for XCV100E device in Table 1 (Module 1). Changed several pins to “No Connect in the XCV100E” and removed duplicate V_{CCINT} pins in Table ~ (Module 4). Changed pin J10 to “No connect in XCV600E” in Table 74 (Module 4). Changed pin J30 to “VREF option only in the XCV600E” in Table 74 (Module 4). Corrected pair 18 in Table 75 (Module 4) to be “AO in the XCV1000E, XCV1600E”. |
| 11/20/00 | 1.8 | <ul style="list-style-type: none"> Upgraded speed grade -8 numbers in Virtex-E Electrical Characteristics tables to Preliminary. Updated minimums in Table 13 and added notes to Table 14. Added to note 2 to Absolute Maximum Ratings. Changed speed grade -8 numbers for T_{SHCKO32}, T_{REG}, T_{BCCS}, and T_{ICKOF}. Changed all minimum hold times to –0.4 under Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Revised maximum T_{DLLPW} in -6 speed grade for DLL Timing Parameters. Changed GCLK0 to BA22 for FG860 package in Table 46. |
| 2/12/01 | 1.9 | <ul style="list-style-type: none"> Revised footnote for Table 14. Added numbers to Virtex-E Electrical Characteristics tables for XCV1000E and XCV2000E devices. Updated Table 27 and Table 78 to include values for XCV400E and XCV600E devices. Revised Table 62 to include pinout information for the XCV400E and XCV600E devices in the BG560 package. Updated footnotes 1 and 2 for Table 76 to include XCV2600E and XCV3200E devices. |
| 4/02/01 | 2.0 | <ul style="list-style-type: none"> Updated numerous values in Virtex-E Switching Characteristics tables. Converted data sheet to modularized format. See the Virtex-E Data Sheet section. |
| 4/19/01 | 2.1 | <ul style="list-style-type: none"> Modified Figure 30 "DLL Generation of 4x Clock in Virtex-E Devices." |
| 07/23/01 | 2.2 | <ul style="list-style-type: none"> Made minor edits to text under Configuration. Added CLB column locations for XCV2600E and XCV3200E devices in Table 3. |
| 11/09/01 | 2.3 | <ul style="list-style-type: none"> Added warning under Configuration section that attempting to load an incorrect bitstream causes configuration to fail and can damage the device. |
| 07/17/02 | 2.4 | <ul style="list-style-type: none"> Data sheet designation upgraded from Preliminary to Production. |
| 09/10/02 | 2.5 | <ul style="list-style-type: none"> Added clarification to the Input/Output Block, Configuration, Boundary Scan Mode, and Block SelectRAM sections. Revised Figure 18, Table 11, and Table 36. |
| 11/19/02 | 2.6 | <ul style="list-style-type: none"> Added clarification in the Boundary Scan section. Removed last sentence regarding deactivation of duty-cycle correction in Duty Cycle Correction Property section. |
| 06/15/04 | 2.6.1 | <ul style="list-style-type: none"> Updated clickable web addresses. |
| 01/12/06 | 2.7 | <ul style="list-style-type: none"> Updated the Slave-Serial Mode and the Master-Serial Mode sections. |
| 01/16/06 | 2.8 | <ul style="list-style-type: none"> Made minor updates to Table 8. |

Virtex-E Electrical Characteristics

Definition of Terms

Electrical and switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance: These speed files are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary: These speed files are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production: These speed files are released once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications. Contact the factory for design considerations requiring more detailed information.

Table 1 correlates the current status of each Virtex-E device with a corresponding speed file designation.

Table 1: Virtex-E Device Speed Grade Designations

| Device | Speed Grade Designations | | |
|----------|--------------------------|-------------|------------|
| | Advance | Preliminary | Production |
| XCV50E | | | -8, -7, -6 |
| XCV100E | | | -8, -7, -6 |
| XCV200E | | | -8, -7, -6 |
| XCV300E | | | -8, -7, -6 |
| XCV400E | | | -8, -7, -6 |
| XCV600E | | | -8, -7, -6 |
| XCV1000E | | | -8, -7, -6 |
| XCV1600E | | | -8, -7, -6 |
| XCV2000E | | | -8, -7, -6 |
| XCV2600E | | | -8, -7, -6 |
| XCV3200E | | | -8, -7, -6 |

All specifications are subject to change without notice.

DC Characteristics

Absolute Maximum Ratings

| Symbol | Description ⁽¹⁾ | | Units |
|----------------|--|--------------------------|-------|
| V_{CCINT} | Internal Supply voltage relative to GND | -0.5 to 2.0 | V |
| V_{CCO} | Supply voltage relative to GND | -0.5 to 4.0 | V |
| V_{REF} | Input Reference Voltage | -0.5 to 4.0 | V |
| $V_{IN}^{(3)}$ | Input voltage relative to GND | -0.5 to $V_{CCO} + 0.5$ | V |
| V_{TS} | Voltage applied to 3-state output | -0.5 to 4.0 | V |
| V_{CC} | Longest Supply Voltage Rise Time from 0 V - 1.71 V | 50 | ms |
| T_{STG} | Storage temperature (ambient) | -65 to +150 | °C |
| T_J | Junction temperature ⁽²⁾ | Plastic packages +125 | °C |

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time can affect device reliability.
2. For soldering guidelines and thermal considerations, see the device packaging information on www.xilinx.com.
3. Inputs configured as PCI are fully PCI compliant. This statement takes precedence over any specification that would imply that the device is not PCI compliant.

Recommended Operating Conditions


| Symbol | Description | Min | Max | Units | |
|-------------|--|------------|----------|----------|---|
| V_{CCINT} | Internal Supply voltage relative to GND, $T_J = 0 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$ | Commercial | 1.8 – 5% | 1.8 + 5% | V |
| | Internal Supply voltage relative to GND, $T_J = -40 \text{ }^{\circ}\text{C}$ to $+100 \text{ }^{\circ}\text{C}$ | Industrial | 1.8 – 5% | 1.8 + 5% | V |
| V_{CCO} | Supply voltage relative to GND, $T_J = 0 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$ | Commercial | 1.2 | 3.6 | V |
| | Supply voltage relative to GND, $T_J = -40 \text{ }^{\circ}\text{C}$ to $+100 \text{ }^{\circ}\text{C}$ | Industrial | 1.2 | 3.6 | V |
| T_{IN} | Input signal transition time | | 250 | ns | |

CLB Distributed RAM Switching Characteristics

| Description | Symbol | Speed Grade ⁽¹⁾ | | | | Units |
|---|-----------------|----------------------------|----------|----------|----------|---------|
| | | Min | -8 | -7 | -6 | |
| Sequential Delays | | | | | | |
| Clock CLK to X/Y outputs (WE active) 16 x 1 mode | $T_{SHCKO16}$ | 0.67 | 1.38 | 1.5 | 1.7 | ns, max |
| Clock CLK to X/Y outputs (WE active) 32 x 1 mode | $T_{SHCKO32}$ | 0.84 | 1.66 | 1.9 | 2.1 | ns, max |
| Shift-Register Mode | | | | | | |
| Clock CLK to X/Y outputs | T_{REG} | 1.25 | 2.39 | 2.9 | 3.2 | ns, max |
| Setup and Hold Times before/after Clock CLK | | | | | | |
| F/G address inputs | T_{AS}/T_{AH} | 0.19 / 0 | 0.38 / 0 | 0.42 / 0 | 0.47 / 0 | ns, min |
| BX/BY data inputs (DIN) | T_{DS}/T_{DH} | 0.44 / 0 | 0.87 / 0 | 0.97 / 0 | 1.09 / 0 | ns, min |
| SR input (WE) | T_{WS}/T_{WH} | 0.29 / 0 | 0.57 / 0 | 0.7 / 0 | 0.8 / 0 | ns, min |
| Clock CLK | | | | | | |
| Minimum Pulse Width, High | T_{WPH} | 0.96 | 1.9 | 2.1 | 2.4 | ns, min |
| Minimum Pulse Width, Low | T_{WPL} | 0.96 | 1.9 | 2.1 | 2.4 | ns, min |
| Minimum clock period to meet address write cycle time | T_{WC} | 1.92 | 3.8 | 4.2 | 4.8 | ns, min |
| Shift-Register Mode | | | | | | |
| Minimum Pulse Width, High | T_{SRPH} | 1.0 | 1.9 | 2.1 | 2.4 | ns, min |
| Minimum Pulse Width, Low | T_{SRPL} | 1.0 | 1.9 | 2.1 | 2.4 | ns, min |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



ds022_06_121699


Figure 3: Dual-Port Block SelectRAM

DLL Timing Parameters


All devices are 100 percent functionally tested. Because of the difficulty in directly measuring many internal timing parameters, those parameters are derived from benchmark timing patterns. The following guidelines reflect worst-case values across the recommended operating conditions.

| Description | Symbol | F _{CLKIN} | Speed Grade | | | | | | Units | |
|----------------------------------|----------------------|--------------------|-------------|-----|-----|-----|-----|-----|-------|--|
| | | | -8 | | -7 | | -6 | | | |
| | | | Min | Max | Min | Max | Min | Max | | |
| Input Clock Frequency (CLKDLLHF) | F _{CLKINHF} | | 60 | 350 | 60 | 320 | 60 | 275 | MHz | |
| Input Clock Frequency (CLKDLL) | F _{CLKINLF} | | 25 | 160 | 25 | 160 | 25 | 135 | MHz | |
| Input Clock Low/High Pulse Width | T _{DLLPW} | ≥2.5 MHz | 5.0 | | 5.0 | | 5.0 | | ns | |
| | | ≥50 MHz | 3.0 | | 3.0 | | 3.0 | | ns | |
| | | ≥100 MHz | 2.4 | | 2.4 | | 2.4 | | ns | |
| | | ≥150 MHz | 2.0 | | 2.0 | | 2.0 | | ns | |
| | | ≥200 MHz | 1.8 | | 1.8 | | 1.8 | | ns | |
| | | ≥250 MHz | 1.5 | | 1.5 | | 1.5 | | ns | |
| | | ≥300 MHz | 1.3 | | 1.3 | | NA | | ns | |


Period Tolerance: the allowed input clock period change in nanoseconds.



Output Jitter: the difference between an ideal reference clock edge and the actual design.



Phase Offset and Maximum Phase Difference



ds022_24_091200

Figure 4: DLL Timing Waveforms

Table 8: HQ240 — XCV600E, XCV1000E

| Pin # | Pin Description | Bank |
|------------------|-----------------|------|
| P66 | IO_VREF_L46P | 5 |
| P65 | IO_L46N | 5 |
| P64 | IO_L47P_YY | 5 |
| P63 | IO_L47N_YY | 5 |
| P62 | M2 | NA |
| P61 | VCCO | 5 |
| P60 | M0 | NA |
| P59 | GND | NA |
| P58 | M1 | NA |
| P57 | IO_L48N_YY | 6 |
| P56 | IO_L48P_YY | 6 |
| P55 | VCCO | 6 |
| P54 | IO_VREF | 6 |
| P53 | IO_L49N_Y | 6 |
| P52 | IO_L49P_Y | 6 |
| P51 | GND | NA |
| P50 | IO_VREF_L50N_Y | 6 |
| P49 | IO_L50P_Y | 6 |
| P48 | IO_VREF | 6 |
| P47 | IO_VREF_L51N_Y | 6 |
| P46 | IO_L51P_Y | 6 |
| P45 | GND | NA |
| P44 | VCCO | 6 |
| P43 | VCCINT | NA |
| P42 | IO_L52N_YY | 6 |
| P41 | IO_L52P_YY | 6 |
| P40 ¹ | IO_VREF | 6 |
| P39 | IO_L53N_Y | 6 |
| P38 | IO_L53P_Y | 6 |
| P37 | GND | NA |
| P36 | IO_VREF_L54N_Y | 6 |
| P35 | IO_L54P_Y | 6 |
| P34 | IO_L55N_Y | 6 |
| P33 | IO_VREF_L55P_Y | 6 |
| P32 | VCCINT | NA |
| P31 | IO | 6 |

Table 8: HQ240 — XCV600E, XCV1000E

| Pin # | Pin Description | Bank |
|------------------|-----------------|------|
| P30 | VCCO | 6 |
| P29 | GND | NA |
| P28 | IO_L56N_YY | 7 |
| P27 | IO_L56P_YY | 7 |
| P26 | IO_VREF | 7 |
| P25 | VCCO | 7 |
| P24 | IO_L57N_Y | 7 |
| P23 | IO_VREF_L57P_Y | 7 |
| P22 | GND | NA |
| P21 | IO_L58N_Y | 7 |
| P20 | IO_L58P_Y | 7 |
| P19 ¹ | IO_VREF | 7 |
| P18 | IO_L59N_YY | 7 |
| P17 | IO_L59P_YY | 7 |
| P16 | VCCINT | NA |
| P15 | VCCO | 7 |
| P14 | GND | NA |
| P13 | IO_L60N_Y | 7 |
| P12 | IO_VREF_L60P_Y | 7 |
| P11 | IO_VREF | 7 |
| P10 | IO_L61N_Y | 7 |
| P9 | IO_VREF_L61P_Y | 7 |
| P8 | GND | NA |
| P7 | IO_L62N_Y | 7 |
| P6 | IO_L62P_Y | 7 |
| P5 | IO_VREF_L63N_Y | 7 |
| P4 | IO_L63P_Y | 7 |
| P3 | IO | 7 |
| P2 | TMS | NA |
| P1 | GND | NA |

Notes:

1. V_{REF} or I/O option only in the XCV1000E; otherwise, I/O option only.

Table 12: BG432 — XCV300E, XCV400E, XCV600E

| Bank | Pin Description | Pin # |
|------|------------------|-------------------|
| 6 | IO | AA30 |
| 6 | IO | AC30 |
| 6 | IO | AD29 |
| 6 | IO | U31 |
| 6 | IO | W28 |
| 6 | IO_L103N_YY | AJ30 |
| 6 | IO_L103P_YY | AH30 |
| 6 | IO_L104N | AG28 |
| 6 | IO_L104P | AH31 |
| 6 | IO_L105N_Y | AG29 |
| 6 | IO_L105P_Y | AG30 |
| 6 | IO_VREF_L106N_Y | AF28 |
| 6 | IO_L106P_Y | AG31 |
| 6 | IO_L107N | AF29 |
| 6 | IO_L107P | AF30 |
| 6 | IO_L108N_Y | AE28 |
| 6 | IO_L108P_Y | AF31 |
| 6 | IO_VREF_L109N_YY | AE30 |
| 6 | IO_L109P_YY | AD28 |
| 6 | IO_L110N_Y | AD30 |
| 6 | IO_L110P_Y | AD31 |
| 6 | IO_VREF_L111N_Y | AC28 ¹ |
| 6 | IO_L111P_Y | AC29 |
| 6 | IO_VREF_L112N_YY | AB28 |
| 6 | IO_L112P_YY | AB29 |
| 6 | IO_L113N_YY | AB31 |
| 6 | IO_L113P_YY | AA29 |
| 6 | IO_L114N_Y | Y28 |
| 6 | IO_L114P_Y | Y29 |
| 6 | IO_L115N_Y | Y30 |
| 6 | IO_L115P_Y | Y31 |
| 6 | IO_L116N_Y | W29 |
| 6 | IO_L116P_Y | W30 |
| 6 | IO_VREF_L117N_YY | V28 |
| 6 | IO_L117P_YY | V29 |
| 6 | IO_L118N_Y | V30 |

Table 12: BG432 — XCV300E, XCV400E, XCV600E

| Bank | Pin Description | Pin # |
|------|------------------|------------------|
| 6 | IO_L118P_Y | U29 |
| 6 | IO_VREF_L119N_Y | U28 ² |
| 6 | IO_L119P_Y | U30 |
| 6 | IO | T30 |
| 7 | IO | C30 |
| 7 | IO | H29 |
| 7 | IO | H31 |
| 7 | IO | L29 |
| 7 | IO | M31 |
| 7 | IO | R28 |
| 7 | IO_L120N_YY | T31 |
| 7 | IO_L120P_YY | R29 |
| 7 | IO_L121N_Y | R30 |
| 7 | IO_VREF_L121P_Y | R31 ² |
| 7 | IO_L122N_Y | P29 |
| 7 | IO_L122P_Y | P28 |
| 7 | IO_L123N_YY | P30 |
| 7 | IO_VREF_L123P_YY | N30 |
| 7 | IO_L124N_Y | N28 |
| 7 | IO_L124P_Y | N31 |
| 7 | IO_L125N_Y | M29 |
| 7 | IO_L125P_Y | M28 |
| 7 | IO_L126N_Y | M30 |
| 7 | IO_L126P_Y | L30 |
| 7 | IO_L127N_YY | K31 |
| 7 | IO_L127P_YY | K30 |
| 7 | IO_L128N_YY | K28 |
| 7 | IO_VREF_L128P_YY | J30 |
| 7 | IO_L129N_Y | J29 |
| 7 | IO_VREF_L129P_Y | J28 ¹ |
| 7 | IO_L130N_Y | H30 |
| 7 | IO_L130P_Y | G30 |
| 7 | IO_L131N_YY | H28 |
| 7 | IO_VREF_L131P_YY | F31 |
| 7 | IO_L132N_Y | G29 |

Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin# | See Note |
|------|----------------------|------|----------|
| 1 | IO_L43N_Y | C5 | |
| 1 | IO_VREF_L43P_Y | E7 | 3 |
| 1 | IO_WRITE_L44N_YY | D6 | |
| 1 | IO_CS_L44P_YY | A2 | |
| | | | |
| 2 | IO | D3 | |
| 2 | IO | F3 | |
| 2 | IO | G1 | |
| 2 | IO | J2 | |
| 2 | IO_DOUT_BUSY_L45P_YY | D4 | |
| 2 | IO_DIN_D0_L45N_YY | E4 | |
| 2 | IO_L46P_Y | F5 | |
| 2 | IO_VREF_L46N_Y | B3 | 3 |
| 2 | IO_L47P_Y | F4 | |
| 2 | IO_L47N_Y | C1 | |
| 2 | IO_VREF_L48P_Y | G5 | |
| 2 | IO_L48N_Y | E3 | |
| 2 | IO_L49P_Y | D2 | |
| 2 | IO_L49N_Y | G4 | |
| 2 | IO_L50P_Y | H5 | |
| 2 | IO_L50N_Y | E2 | |
| 2 | IO_VREF_L51P_YY | H4 | |
| 2 | IO_L51N_YY | G3 | |
| 2 | IO_L52P_Y | J5 | |
| 2 | IO_VREF_L52N_Y | F1 | 1 |
| 2 | IO_L53P_Y | J4 | |
| 2 | IO_L53N_Y | H3 | |
| 2 | IO_VREF_L54P_Y | K5 | 4 |
| 2 | IO_L54N_Y | H2 | |
| 2 | IO_L55P_Y | J3 | |
| 2 | IO_L55N_Y | K4 | |
| 2 | IO_VREF_L56P_YY | L5 | |
| 2 | IO_D1_L56N_YY | K3 | |
| 2 | IO_D2_L57P_YY | L4 | |
| 2 | IO_L57N_YY | K2 | |

Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin# | See Note |
|------|-----------------|------|----------|
| 2 | IO_L58P_Y | M5 | |
| 2 | IO_L58N_Y | L3 | |
| 2 | IO_L59P_Y | L1 | |
| 2 | IO_L59N_Y | M4 | |
| 2 | IO_VREF_L60P_Y | N5 | 3 |
| 2 | IO_L60N_Y | M2 | |
| 2 | IO_L61P_Y | N4 | |
| 2 | IO_L61N_Y | N3 | |
| 2 | IO_L62P_Y | N2 | |
| 2 | IO_L62N_Y | P5 | |
| 2 | IO_VREF_L63P_YY | P4 | |
| 2 | IO_D3_L63N_YY | P3 | |
| 2 | IO_L64P_Y | P2 | |
| 2 | IO_L64N_Y | R5 | |
| 2 | IO_L65P_Y | R4 | |
| 2 | IO_L65N_Y | R3 | |
| 2 | IO_VREF_L66P_Y | R1 | |
| 2 | IO_L66N_Y | T4 | |
| 2 | IO_L67P_Y | T5 | |
| 2 | IO_VREF_L67N_Y | T3 | 2 |
| 2 | IO_L68P_YY | T2 | |
| 2 | IO_L68N_YY | U3 | |
| | | | |
| 3 | IO | AE3 | |
| 3 | IO | AF3 | |
| 3 | IO | AH3 | |
| 3 | IO | AK3 | |
| 3 | IO_VREF_L69P_Y | U1 | 2 |
| 3 | IO_L69N_Y | U2 | |
| 3 | IO_L70P_Y | V2 | |
| 3 | IO_VREF_L70N_Y | V4 | |
| 3 | IO_L71P_Y | V5 | |
| 3 | IO_L71N_Y | V3 | |
| 3 | IO_L72P_Y | W1 | |
| 3 | IO_L72N_Y | W3 | |

Table 15: BG560 Differential Pin Pair Summary
XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|----|-----------------|
| 47 | 2 | F4 | C1 | 14 | - |
| 48 | 2 | G5 | E3 | 15 | VREF |
| 49 | 2 | D2 | G4 | 16 | - |
| 50 | 2 | H5 | E2 | 15 | - |
| 51 | 2 | H4 | G3 | ✓ | VREF |
| 52 | 2 | J5 | F1 | 17 | VREF |
| 53 | 2 | J4 | H3 | 14 | - |
| 54 | 2 | K5 | H2 | 18 | VREF |
| 55 | 2 | J3 | K4 | 19 | - |
| 56 | 2 | L5 | K3 | ✓ | D1 |
| 57 | 2 | L4 | K2 | ✓ | D2 |
| 58 | 2 | M5 | L3 | 17 | - |
| 59 | 2 | L1 | M4 | 14 | - |
| 60 | 2 | N5 | M2 | 15 | VREF |
| 61 | 2 | N4 | N3 | 16 | - |
| 62 | 2 | N2 | P5 | 15 | - |
| 63 | 2 | P4 | P3 | ✓ | D3 |
| 64 | 2 | P2 | R5 | 17 | - |
| 65 | 2 | R4 | R3 | 14 | - |
| 66 | 2 | R1 | T4 | 18 | VREF |
| 67 | 2 | T5 | T3 | 19 | VREF |
| 68 | 2 | T2 | U3 | ✓ | - |
| 69 | 3 | U1 | U2 | 19 | VREF |
| 70 | 3 | V2 | V4 | 18 | VREF |
| 71 | 3 | V5 | V3 | 14 | - |
| 72 | 3 | W1 | W3 | 17 | - |
| 73 | 3 | W4 | W5 | ✓ | VREF |
| 74 | 3 | Y3 | Y4 | 15 | - |
| 75 | 3 | AA1 | Y5 | 16 | - |
| 76 | 3 | AA3 | AA4 | 15 | VREF |
| 77 | 3 | AB3 | AA5 | 14 | - |

Table 15: BG560 Differential Pin Pair Summary
XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|----|-----------------|
| 78 | 3 | AC1 | AB4 | 17 | - |
| 79 | 3 | AC3 | AB5 | ✓ | D5 |
| 80 | 3 | AC4 | AD3 | ✓ | VREF |
| 81 | 3 | AE1 | AC5 | 4 | - |
| 82 | 3 | AD4 | AF1 | 18 | VREF |
| 83 | 3 | AF2 | AD5 | 14 | - |
| 84 | 3 | AG2 | AE4 | 20 | VREF |
| 85 | 3 | AH1 | AE5 | ✓ | VREF |
| 86 | 3 | AF4 | AJ1 | 15 | - |
| 87 | 3 | AJ2 | AF5 | 14 | - |
| 88 | 3 | AG4 | AK2 | 15 | VREF |
| 89 | 3 | AJ3 | AG5 | 14 | - |
| 90 | 3 | AL1 | AH4 | 14 | VREF |
| 91 | 3 | AJ4 | AH5 | ✓ | INIT |
| 92 | 4 | AL4 | AJ6 | ✓ | - |
| 93 | 4 | AK5 | AN3 | 8 | VREF |
| 94 | 4 | AL5 | AJ7 | ✓ | - |
| 95 | 4 | AM4 | AM5 | ✓ | VREF |
| 96 | 4 | AK7 | AL6 | 3 | - |
| 97 | 4 | AM6 | AN6 | ✓ | - |
| 98 | 4 | AL7 | AJ9 | ✓ | VREF |
| 99 | 4 | AN7 | AL8 | 9 | VREF |
| 100 | 4 | AM8 | AJ10 | 7 | - |
| 101 | 4 | AL9 | AM9 | 7 | VREF |
| 102 | 4 | AK10 | AN9 | 2 | - |
| 103 | 4 | AL10 | AM10 | ✓ | VREF |
| 104 | 4 | AL11 | AJ12 | ✓ | - |
| 105 | 4 | AN11 | AK12 | 8 | - |
| 106 | 4 | AL12 | AM12 | ✓ | - |
| 107 | 4 | AK13 | AL13 | ✓ | VREF |
| 108 | 4 | AM13 | AN13 | 3 | - |

**Table 17: FG256 Differential Pin Pair Summary
XCV50E, XCV100E, XCV200E, XCV300E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|----|-----------------|
| 19 | 2 | C15 | D14 | ✓ | DIN, D0 |
| 20 | 2 | B16 | E13 | 6 | VREF |
| 21 | 2 | C16 | E14 | ✓ | - |
| 22 | 2 | F13 | E15 | 1 | VREF |
| 23 | 2 | F12 | D16 | 5 | - |
| 24 | 2 | F14 | E16 | 3 | D1 |
| 25 | 2 | F15 | G13 | ✓ | D2 |
| 26 | 2 | F16 | G12 | 6 | - |
| 27 | 2 | G15 | G14 | ✓ | - |
| 28 | 2 | H13 | G16 | 3 | D3 |
| 29 | 2 | J13 | H15 | 4 | - |
| 30 | 2 | H14 | H16 | ✓ | - |
| 31 | 3 | K15 | J14 | 4 | - |
| 32 | 3 | J16 | K16 | 3 | VREF |
| 33 | 3 | K12 | L15 | ✓ | - |
| 34 | 3 | K13 | L16 | 6 | - |
| 35 | 3 | K14 | M16 | ✓ | D5 |
| 36 | 3 | N16 | L13 | 3 | VREF |
| 37 | 3 | P16 | L12 | 5 | - |
| 38 | 3 | M15 | L14 | 1 | VREF |
| 39 | 3 | M14 | R16 | ✓ | - |
| 40 | 3 | M13 | T15 | 6 | VREF |
| 41 | 3 | N14 | N15 | ✓ | INIT |
| 42 | 4 | T14 | P13 | ✓ | - |
| 43 | 4 | P12 | R13 | 7 | VREF |
| 44 | 4 | N12 | T13 | ✓ | - |
| 45 | 4 | T12 | P11 | ✓ | VREF |
| 46 | 4 | R12 | N11 | 2 | - |
| 47 | 4 | T11 | M11 | ✓ | VREF |
| 48 | 4 | R11 | T10 | ✓ | - |
| 49 | 4 | R10 | M10 | 1 | - |
| 50 | 4 | P9 | T9 | 1 | VREF |
| 51 | 4 | N10 | R9 | 1 | - |
| 52 | 5 | N9 | T8 | NA | IO_LVDS_DLL |
| 53 | 5 | R7 | P8 | 1 | VREF |
| 54 | 5 | P7 | T6 | 1 | - |

**Table 17: FG256 Differential Pin Pair Summary
XCV50E, XCV100E, XCV200E, XCV300E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|----|-----------------|
| 55 | 5 | M7 | R6 | ✓ | - |
| 56 | 5 | P6 | R5 | ✓ | VREF |
| 57 | 5 | N6 | T5 | 2 | - |
| 58 | 5 | M6 | T4 | ✓ | VREF |
| 59 | 5 | T3 | P5 | ✓ | - |
| 60 | 5 | T2 | N5 | 7 | VREF |
| 61 | 6 | R1 | M3 | ✓ | - |
| 62 | 6 | N2 | M4 | 6 | VREF |
| 63 | 6 | P1 | L5 | ✓ | - |
| 64 | 6 | L3 | N1 | 1 | VREF |
| 65 | 6 | L4 | M2 | 5 | - |
| 66 | 6 | K4 | M1 | 3 | VREF |
| 67 | 6 | L1 | L2 | ✓ | - |
| 68 | 6 | K1 | K3 | 6 | - |
| 69 | 6 | K5 | K2 | ✓ | - |
| 70 | 6 | J1 | J3 | 3 | VREF |
| 71 | 6 | H1 | J4 | 4 | - |
| 72 | 7 | H4 | G1 | ✓ | - |
| 73 | 7 | H2 | G5 | 4 | - |
| 74 | 7 | H3 | G4 | 3 | VREF |
| 75 | 7 | F5 | G2 | ✓ | - |
| 76 | 7 | F1 | F4 | 6 | - |
| 77 | 7 | F2 | G3 | ✓ | - |
| 78 | 7 | D1 | E1 | 3 | VREF |
| 79 | 7 | E2 | E4 | 5 | - |
| 80 | 7 | C1 | F3 | 1 | VREF |
| 81 | 7 | E3 | D2 | ✓ | - |
| 82 | 7 | A2 | B1 | 6 | VREF |

Notes:

1. AO in the XCV50E, 200E, 300E.
2. AO in the XCV50E, 200E.
3. AO in the XCV50E, 300E.
4. AO in the XCV100E, 200E.
5. AO in the XCV200E.
6. AO in the XCV100E.
7. AO in the XCV50E.

Table 20: FG676 — XCV400E, XCV600E

| Bank | Pin Description | Pin # |
|-------------|------------------------|--------------|
| 0 | VCCO | H10 |
| 1 | VCCO | J15 |
| 1 | VCCO | J14 |
| 1 | VCCO | H18 |
| 1 | VCCO | H17 |
| 1 | VCCO | H16 |
| 1 | VCCO | H15 |
| 2 | VCCO | N18 |
| 2 | VCCO | M19 |
| 2 | VCCO | M18 |
| 2 | VCCO | L19 |
| 2 | VCCO | K19 |
| 2 | VCCO | J19 |
| 3 | VCCO | V19 |
| 3 | VCCO | U19 |
| 3 | VCCO | T19 |
| 3 | VCCO | R19 |
| 3 | VCCO | R18 |
| 3 | VCCO | P18 |
| 4 | VCCO | W18 |
| 4 | VCCO | W17 |
| 4 | VCCO | W16 |
| 4 | VCCO | W15 |
| 4 | VCCO | V15 |
| 4 | VCCO | V14 |
| 5 | VCCO | W9 |
| 5 | VCCO | W12 |
| 5 | VCCO | W11 |
| 5 | VCCO | W10 |
| 5 | VCCO | V13 |
| 5 | VCCO | V12 |
| 6 | VCCO | V8 |
| 6 | VCCO | U8 |
| 6 | VCCO | T8 |
| 6 | VCCO | R9 |
| 6 | VCCO | R8 |
| 6 | VCCO | P9 |

Table 20: FG676 — XCV400E, XCV600E

| Bank | Pin Description | Pin # |
|-------------|------------------------|--------------|
| 7 | VCCO | N9 |
| 7 | VCCO | M9 |
| 7 | VCCO | M8 |
| 7 | VCCO | L8 |
| 7 | VCCO | K8 |
| 7 | VCCO | J8 |
| | | |
| NA | GND | V25 |
| NA | GND | V2 |
| NA | GND | U17 |
| NA | GND | U16 |
| NA | GND | U15 |
| NA | GND | U14 |
| NA | GND | U13 |
| NA | GND | U12 |
| NA | GND | U11 |
| NA | GND | U10 |
| NA | GND | T17 |
| NA | GND | T16 |
| NA | GND | T15 |
| NA | GND | T14 |
| NA | GND | T13 |
| NA | GND | T12 |
| NA | GND | T11 |
| NA | GND | T10 |
| NA | GND | R17 |
| NA | GND | R16 |
| NA | GND | R15 |
| NA | GND | R14 |
| NA | GND | R13 |
| NA | GND | R12 |
| NA | GND | R11 |
| NA | GND | R10 |
| NA | GND | P25 |
| NA | GND | P17 |
| NA | GND | P16 |
| NA | GND | P15 |

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin # |
|-------------|------------------------|-------------------|
| 4 | IO_L147N_YY | AW7 |
| 4 | IO_L148P_Y | AY7 |
| 4 | IO_L148N_Y | BB8 |
| 4 | IO_L149P_Y | BA9 |
| 4 | IO_L149N_Y | AV8 |
| 4 | IO_L150P_YY | AW8 |
| 4 | IO_L150N_YY | BA10 |
| 4 | IO_VREF_L151P_YY | BB10 |
| 4 | IO_L151N_YY | AY8 |
| 4 | IO_L152P_Y | AV9 |
| 4 | IO_L152N_Y | BA11 |
| 4 | IO_VREF_L153P_Y | BB11 ² |
| 4 | IO_L153N_Y | AW9 |
| 4 | IO_L154P_YY | AY9 |
| 4 | IO_L154N_YY | BA12 |
| 4 | IO_VREF_L155P_YY | BB12 |
| 4 | IO_L155N_YY | AV10 |
| 4 | IO_L156P_Y | BA13 |
| 4 | IO_L156N_Y | AW10 |
| 4 | IO_L157P_Y | BB13 |
| 4 | IO_L157N_Y | AY10 |
| 4 | IO_VREF_L158P_YY | AV11 |
| 4 | IO_L158N_YY | BA14 |
| 4 | IO_L159P_YY | AW11 |
| 4 | IO_L159N_YY | BB14 |
| 4 | IO_L160P_Y | AV12 |
| 4 | IO_L160N_Y | BA15 |
| 4 | IO_L161P_Y | AW12 |
| 4 | IO_L161N_Y | AY15 |
| 4 | IO_L162P_Y | AW13 |
| 4 | IO_L162N_Y | BB15 |
| 4 | IO_L163P_Y | AV14 |
| 4 | IO_L163N_Y | BA16 |
| 4 | IO_L164P_YY | AW14 |
| 4 | IO_L164N_YY | AY16 |
| 4 | IO_VREF_L165P_YY | BB16 |
| 4 | IO_L165N_YY | AV15 |

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin # |
|-------------|------------------------|-------------------|
| 4 | IO_L166P_Y | AY17 |
| 4 | IO_L166N_Y | AW15 |
| 4 | IO_L167P_Y | BB17 |
| 4 | IO_L167N_Y | AU16 |
| 4 | IO_L168P_YY | AV16 |
| 4 | IO_L168N_YY | AY18 |
| 4 | IO_VREF_L169P_YY | AW16 |
| 4 | IO_L169N_YY | BA18 |
| 4 | IO_L170P_Y | BB19 |
| 4 | IO_L170N_Y | AW17 |
| 4 | IO_L171P_Y | AY19 |
| 4 | IO_L171N_Y | AV18 |
| 4 | IO_L172P_YY | AW18 |
| 4 | IO_L172N_YY | BB20 |
| 4 | IO_VREF_L173P_YY | AY20 |
| 4 | IO_L173N_YY | AV19 |
| 4 | IO_L174P_Y | BB21 |
| 4 | IO_L174N_Y | AW19 |
| 4 | IO_VREF_L175P_Y | AY21 ¹ |
| 4 | IO_L175N_Y | AV20 |
| 4 | IO_LVDS_DLL_L176P | AW20 |
| 5 | GCK1 | AY22 |
| 5 | IO | AV24 |
| 5 | IO | AV34 |
| 5 | IO | AW27 |
| 5 | IO | AW36 |
| 5 | IO | AY23 |
| 5 | IO | AY31 |
| 5 | IO | AY33 |
| 5 | IO | BA26 |
| 5 | IO | BA29 |
| 5 | IO | BA33 |
| 5 | IO | BB25 |
| 5 | IO_LVDS_DLL_L176N | AW21 |
| 5 | IO_L177P_Y | BB22 |
| 5 | IO_VREF_L177N_Y | AW22 ¹ |

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin # |
|------|------------------|-------|
| 5 | IO_L178P_Y | BB23 |
| 5 | IO_L178N_Y | AW23 |
| 5 | IO_L179P_YY | AV23 |
| 5 | IO_VREF_L179N_YY | BA23 |
| 5 | IO_L180P_YY | AW24 |
| 5 | IO_L180N_YY | BB24 |
| 5 | IO_L181P_Y | AY24 |
| 5 | IO_L181N_Y | AW25 |
| 5 | IO_L182P_Y | BA24 |
| 5 | IO_L182N_Y | AV25 |
| 5 | IO_L183P_YY | AW26 |
| 5 | IO_VREF_L183N_YY | AY25 |
| 5 | IO_L184P_YY | AV26 |
| 5 | IO_L184N_YY | BA25 |
| 5 | IO_L185P_Y | BB26 |
| 5 | IO_L185N_Y | AV27 |
| 5 | IO_L186P_Y | AY26 |
| 5 | IO_L186N_Y | AU27 |
| 5 | IO_L187P_YY | AW28 |
| 5 | IO_VREF_L187N_YY | BB27 |
| 5 | IO_L188P_YY | AY27 |
| 5 | IO_L188N_YY | AV28 |
| 5 | IO_L189P_Y | BA27 |
| 5 | IO_L189N_Y | AW29 |
| 5 | IO_L190P_Y | BB28 |
| 5 | IO_L190N_Y | AV29 |
| 5 | IO_L191P_Y | AY28 |
| 5 | IO_L191N_Y | AW30 |
| 5 | IO_L192P_Y | BA28 |
| 5 | IO_L192N_Y | AW31 |
| 5 | IO_L193P_YY | BB29 |
| 5 | IO_L193N_YY | AV31 |
| 5 | IO_L194P_YY | AY29 |
| 5 | IO_VREF_L194N_YY | AY32 |
| 5 | IO_L195P_Y | AW32 |
| 5 | IO_L195N_Y | BB30 |
| 5 | IO_L196P_Y | AV32 |

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin # |
|------|------------------|-------------------|
| 5 | IO_L196N_Y | AY30 |
| 5 | IO_L197P_YY | BA30 |
| 5 | IO_VREF_L197N_YY | AW33 |
| 5 | IO_L198P_YY | BB31 |
| 5 | IO_L198N_YY | AV33 |
| 5 | IO_L199P_Y | AY34 |
| 5 | IO_VREF_L199N_Y | BA31 ² |
| 5 | IO_L200P_Y | AW34 |
| 5 | IO_L200N_Y | BB32 |
| 5 | IO_L201P_YY | BA32 |
| 5 | IO_VREF_L201N_YY | AY35 |
| 5 | IO_L202P_YY | BB33 |
| 5 | IO_L202N_YY | AW35 |
| 5 | IO_L203P_Y | AV35 |
| 5 | IO_L203N_Y | BB34 |
| 5 | IO_L204P_Y | AY36 |
| 5 | IO_L204N_Y | BA34 |
| 5 | IO_L205P_YY | BB35 |
| 5 | IO_VREF_L205N_YY | AV36 |
| 5 | IO_L206P_YY | BA35 |
| 5 | IO_L206N_YY | AY37 |
| 5 | IO_L207P_Y | BB36 |
| 5 | IO_L207N_Y | BA36 |
| 5 | IO_L208P_Y | AW37 |
| 5 | IO_VREF_L208N_Y | BB37 |
| 5 | IO_L209P_Y | BA37 |
| 5 | IO_L209N_Y | AY38 |
| 5 | IO_L210P_Y | BB38 |
| 5 | IO_L210N_Y | AY39 |
| | | |
| 6 | IO | AA40 |
| 6 | IO | AB41 |
| 6 | IO | AC42 |
| 6 | IO | AD39 |
| 6 | IO | AE40 |
| 6 | IO | AF38 |
| 6 | IO | AF40 |

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

| Bank | Pin Description | Pin # |
|-------------|------------------------|-------------------|
| 5 | IO_L182N | AF13 |
| 5 | IO_L183P | AH14 |
| 5 | IO_L183N | AJ14 |
| 5 | IO_L184P_YY | AE14 |
| 5 | IO_VREF_L184N_YY | AG13 |
| 5 | IO_L185P_YY | AK13 |
| 5 | IO_L185N_YY | AD13 |
| 5 | IO_L186P | AE13 |
| 5 | IO_L186N | AF12 |
| 5 | IO_L187P | AC13 |
| 5 | IO_L187N | AA13 |
| 5 | IO_L188P_YY | AA12 |
| 5 | IO_VREF_L188N_YY | AJ12 ¹ |
| 5 | IO_L189P_YY | AB12 |
| 5 | IO_L189N_YY | AE11 |
| 5 | IO_L190P | AK12 ⁴ |
| 5 | IO_L190N | Y13 ⁴ |
| 5 | IO_L191P | AG11 |
| 5 | IO_L191N | AF11 |
| 5 | IO_L192P | AH11 |
| 5 | IO_L192N | AJ11 |
| 5 | IO_L193P_YY | AE12 ⁴ |
| 5 | IO_L193N_YY | AG10 ⁴ |
| 5 | IO_L194P_YY | AD12 |
| 5 | IO_L194N_YY | AK11 |
| 5 | IO_L195P_YY | AJ10 |
| 5 | IO_VREF_L195N_YY | AC12 |
| 5 | IO_L196P_YY | AK10 |
| 5 | IO_L196N_YY | AD11 |
| 5 | IO_L197P_YY | AJ9 |
| 5 | IO_L197N_YY | AE9 |
| 5 | IO_L198P_YY | AH10 |
| 5 | IO_VREF_L198N_YY | AF9 |
| 5 | IO_L199P_YY | AH9 |
| 5 | IO_L199N_YY | AK9 |
| 5 | IO_L200P | AF8 |
| 5 | IO_L200N | AB11 |

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

| Bank | Pin Description | Pin # |
|-------------|------------------------|------------------|
| 5 | IO_L201P | AC11 |
| 5 | IO_L201N | AG8 |
| 5 | IO_L202P_YY | AK8 |
| 5 | IO_VREF_L202N_YY | AF7 |
| 5 | IO_L203P_YY | AG7 |
| 5 | IO_L203N_YY | AK7 |
| 5 | IO_L204P | AJ7 |
| 5 | IO_L204N | AD10 |
| 5 | IO_L205P | AH6 |
| 5 | IO_L205N | AC10 |
| 5 | IO_L206P_YY | AD9 |
| 5 | IO_VREF_L206N_YY | AG6 |
| 5 | IO_L207P_YY | AB10 |
| 5 | IO_L207N_YY | AJ5 |
| 5 | IO_L208P | AD8 ⁴ |
| 5 | IO_L208N | AK5 ⁴ |
| 5 | IO_L209P | AC9 |
| 5 | IO_VREF_L209N | AJ4 ¹ |
| 5 | IO_L210P | AG5 |
| 5 | IO_L210N | AK4 |
| 5 | IO_L211P_YY | AH5 ³ |
| 5 | IO_L211N_YY | AG3 ⁴ |
| | | |
| 6 | IO | T2 ⁴ |
| 6 | IO | T10 ⁴ |
| 6 | IO | U1 |
| 6 | IO | U4 ⁵ |
| 6 | IO | U6 ⁴ |
| 6 | IO | U7 ⁴ |
| 6 | IO | V1 ⁴ |
| 6 | IO | V5 ⁵ |
| 6 | IO | V8 |
| 6 | IO | Y10 ⁴ |
| 6 | IO | AA4 ⁴ |
| 6 | IO | AB5 ⁵ |
| 6 | IO | AB7 ⁴ |
| 6 | IO | AC3 ⁵ |

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA | VCCO_7 | K5 |
| NA | VCCO_7 | F1 |
| NA | VCCO_7 | T11 |
| NA | VCCO_7 | T12 |
| NA | VCCO_7 | R11 |
| NA | VCCO_7 | R12 |
| NA | VCCO_7 | P3 |
| NA | VCCO_7 | P11 |
| NA | VCCO_7 | P12 |
| NA | VCCO_7 | N11 |
| | | |
| NA | GND | K32 |
| NA | GND | R4 |
| NA | GND | AN1 |
| NA | GND | AM11 |
| NA | GND | AK5 |
| NA | GND | AH28 |
| NA | GND | AD32 |
| NA | GND | AA20 |
| NA | GND | Y20 |
| NA | GND | W19 |
| NA | GND | V19 |
| NA | GND | U20 |
| NA | GND | T20 |
| NA | GND | R19 |
| NA | GND | P19 |
| NA | GND | H8 |
| NA | GND | F12 |
| NA | GND | C2 |
| NA | GND | B1 |
| NA | GND | A7 |
| NA | GND | AP1 |
| NA | GND | AN2 |
| NA | GND | AM15 |

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA | GND | AK17 |
| NA | GND | AH34 |
| NA | GND | AC6 |
| NA | GND | AA21 |
| NA | GND | Y21 |
| NA | GND | W20 |
| NA | GND | V20 |
| NA | GND | U21 |
| NA | GND | T21 |
| NA | GND | R20 |
| NA | GND | P20 |
| NA | GND | H16 |
| NA | GND | F23 |
| NA | GND | C3 |
| NA | GND | B2 |
| NA | GND | A28 |
| NA | GND | AP34 |
| NA | GND | AM3 |
| NA | GND | AL31 |
| NA | GND | AH7 |
| NA | GND | AD3 |
| NA | GND | AA19 |
| NA | GND | Y19 |
| NA | GND | W18 |
| NA | GND | V18 |
| NA | GND | U19 |
| NA | GND | T19 |
| NA | GND | R18 |
| NA | GND | P18 |
| NA | GND | J26 |
| NA | GND | F6 |
| NA | GND | C1 |
| NA | GND | C34 |
| NA | GND | A3 |

**Table 29: FG1156 Differential Pin Pair Summary:
XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|--------------------------------|-----------------|
| 153 | 3 | AD31 | AF33 | 3200 2600 2000 1600 1000 | VREF |
| 154 | 3 | AC28 | AF31 | 3200 2600 1600 1000 | - |
| 155 | 3 | AC27 | AF32 | 3200 2600 1600 | - |
| 156 | 3 | AE29 | AD28 | 2600 1000 | VREF |
| 157 | 3 | AD30 | AG32 | 3200 2600 2000 1600 1000 | - |
| 158 | 3 | AC26 | AH33 | 2000 1600 | - |
| 159 | 3 | AD26 | AF30 | 3200 2600 2000 1600 1000 | VREF |
| 160 | 3 | AC25 | AH32 | 2600 2000 1000 | - |
| 161 | 3 | AE28 | AL34 | 3200 2600 2000 | - |
| 162 | 3 | AG30 | AD27 | 3200 2600 1600 1000 | - |
| 163 | 3 | AF29 | AK34 | 3200 2600 2000 1600 1000 | - |
| 164 | 3 | AD25 | AE27 | 3200 2600 2000 1600 | - |
| 165 | 3 | AJ33 | AH31 | 2600 2000 1000 | VREF |
| 166 | 3 | AE26 | AL33 | 3200 2600 1600 1000 | - |
| 167 | 3 | AF28 | AL32 | 2600 1600 | - |
| 168 | 3 | AJ31 | AF27 | 3200 2600 1600 1000 | VREF |
| 169 | 3 | AG29 | AJ32 | 2600 2000 1000 | - |
| 170 | 3 | AK33 | AH30 | 3200 2600 2000 | - |
| 171 | 3 | AK32 | AK31 | 3200 2600 2000 1600 1000 | INIT |

**Table 29: FG1156 Differential Pin Pair Summary:
XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|--------------------------------|-----------------|
| 172 | 4 | AP31 | AK29 | 3200 2600 2000 1600 1000 | - |
| 173 | 4 | AP30 | AN31 | 3200 1600 1000 | - |
| 174 | 4 | AH27 | AN30 | 3200 2000 1000 | - |
| 175 | 4 | AM30 | AK28 | 3200 2000 1000 | VREF |
| 176 | 4 | AG26 | AN29 | 3200 2600 1000 | - |
| 177 | 4 | AF25 | AM29 | 3200 2600 2000 1600 1000 | - |
| 178 | 4 | AL29 | AL28 | 3200 2600 2000 1600 1000 | VREF |
| 179 | 4 | AE24 | AN28 | 2000 1600 | - |
| 180 | 4 | AJ27 | AH26 | 3200 1000 | - |
| 181 | 4 | AG25 | AK27 | 3200 1000 | - |
| 182 | 4 | AM28 | AF24 | 3200 2600 | - |
| 183 | 4 | AJ26 | AP27 | 3200 2600 2000 1600 1000 | - |
| 184 | 4 | AK26 | AN27 | 3200 2600 2000 1600 1000 | VREF |
| 185 | 4 | AE23 | AM27 | 3200 1600 | - |
| 186 | 4 | AL26 | AP26 | 3200 2000 1000 | - |
| 187 | 4 | AN26 | AJ25 | 3200 2000 1000 | VREF |
| 188 | 4 | AG24 | AP25 | 3200 2600 | - |
| 189 | 4 | AF23 | AM26 | 3200 2600 2000 1600 1000 | - |
| 190 | 4 | AJ24 | AN25 | 3200 2600 2000 1600 1000 | VREF |
| 191 | 4 | AE22 | AM25 | 2600 1600 1000 | - |

**Table 29: FG1156 Differential Pin Pair Summary:
XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|--------------------------------|-----------------|
| 311 | 7 | P2 | R8 | 2600 2000 1000 | - |
| 312 | 7 | N1 | R9 | 3200 2600 2000 | - |
| 313 | 7 | R10 | P4 | 3200 2600 1600 1000 | - |
| 314 | 7 | N2 | P8 | 3200 2600 2000 1600 1000 | - |
| 315 | 7 | P7 | P6 | 3200 2600 2000 1600 | - |
| 316 | 7 | N4 | M1 | 2600 2000 1000 | VREF |
| 317 | 7 | N3 | N6 | 3200 1600 1000 | - |
| 318 | 7 | M2 | P9 | 2600 1600 | - |
| 319 | 7 | M3 | N7 | 3200 2600 1600 1000 | - |
| 320 | 7 | M4 | P10 | 2000 1000 | - |
| 321 | 7 | N8 | L1 | 3200 2600 2000 | - |
| 322 | 7 | N9 | L2 | 3200 2600 2000 1600 1000 | - |
| 323 | 7 | K1 | M7 | 2000 1600 1000 | VREF |
| 324 | 7 | L4 | M8 | 3200 1600 1000 | - |
| 325 | 7 | L5 | J1 | 3200 2600 2000 1600 1000 | - |
| 326 | 7 | K3 | J2 | 3200 2600 2000 1600 1000 | VREF |
| 327 | 7 | J3 | L7 | 3200 2600 1600 1000 | - |
| 328 | 7 | H2 | M9 | 3200 2600 1600 | - |
| 329 | 7 | K6 | J4 | 2600 1000 | VREF |
| 330 | 7 | G2 | L8 | 3200 2600 2000 1600 1000 | - |

**Table 29: FG1156 Differential Pin Pair Summary:
XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|--------------------------------|-----------------|
| 331 | 7 | K7 | H3 | 2000 1600 | - |
| 332 | 7 | J5 | G3 | 3200 2600 2000 1600 1000 | VREF |
| 333 | 7 | H5 | L9 | 2600 2000 1000 | - |
| 334 | 7 | H4 | J6 | 3200 2600 2000 | - |
| 335 | 7 | K8 | G4 | 3200 2600 1600 1000 | - |
| 336 | 7 | F2 | J7 | 3200 2600 2000 1600 1000 | - |
| 337 | 7 | L10 | F3 | 3200 2600 2000 1600 | - |
| 338 | 7 | H6 | E1 | 2600 2000 1000 | VREF |
| 339 | 7 | E2 | G5 | 3200 2600 1600 1000 | - |
| 340 | 7 | D1 | K9 | 2600 1600 | - |
| 341 | 7 | J8 | E3 | 3200 2600 1600 1000 | VREF |
| 342 | 7 | D2 | E4 | 2600 2000 1000 | - |
| 343 | 7 | D3 | F4 | 3200 2600 2000 | - |