



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 600 |
| Number of Logic Elements/Cells | 2700 |
| Total RAM Bits | 81920 |
| Number of I/O | 158 |
| Number of Gates | 128236 |
| Voltage - Supply | 1.71V ~ 1.89V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 240-BFQFP |
| Supplier Device Package | 240-PQFP (32x32) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcv100e-8pq240c |


Architectural Description

Virtex-E Array

The Virtex-E user-programmable gate array, shown in [Figure 1](#), comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing logic
- IOBs provide the interface between the package pins and the CLBs

CLBs interconnect through a general routing matrix (GRM). The GRM comprises an array of routing switches located at the intersections of horizontal and vertical routing channels. Each CLB nests into a VersaBlock™ that also provides local routing resources to connect the CLB to the GRM.



[Figure 1: Virtex-E Architecture Overview](#)

The VersaRing™ I/O interface provides additional routing resources around the periphery of the device. This routing improves I/O routability and facilitates pin locking.


The Virtex-E architecture also includes the following circuits that connect to the GRM.

- Dedicated block memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- 3-State buffers (BUFTs) associated with each CLB that drive dedicated segmentable horizontal routing resources

Values stored in static memory cells control the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.

Input/Output Block

The Virtex-E IOB, [Figure 2](#), features SelectI/O+ inputs and outputs that support a wide variety of I/O signalling standards, see [Table 1](#).



[Figure 2: Virtex-E Input/Output Block \(IOB\)](#)

The three IOB storage elements function either as edge-triggered D-type flip-flops or as level-sensitive latches. Each IOB has a clock signal (CLK) shared by the three flip-flops and independent clock enable signals for each flip-flop.

Table 1: Supported I/O Standards

| I/O Standard | Output V_{CCO} | Input V_{CCO} | Input V_{REF} | Board Termination Voltage (V_{TT}) |
|---------------|------------------|-----------------|-----------------|--|
| LVTTL | 3.3 | 3.3 | N/A | N/A |
| LVCMOS2 | 2.5 | 2.5 | N/A | N/A |
| LVCMOS18 | 1.8 | 1.8 | N/A | N/A |
| SSTL3 I & II | 3.3 | N/A | 1.50 | 1.50 |
| SSTL2 I & II | 2.5 | N/A | 1.25 | 1.25 |
| GTL | N/A | N/A | 0.80 | 1.20 |
| GTL+ | N/A | N/A | 1.0 | 1.50 |
| HSTL I | 1.5 | N/A | 0.75 | 0.75 |
| HSTL III & IV | 1.5 | N/A | 0.90 | 1.50 |
| CTT | 3.3 | N/A | 1.50 | 1.50 |
| AGP-2X | 3.3 | N/A | 1.32 | N/A |
| PCI33_3 | 3.3 | 3.3 | N/A | N/A |
| PCI66_3 | 3.3 | 3.3 | N/A | N/A |
| BLVDS & LVDS | 2.5 | N/A | N/A | N/A |
| LVPECL | 3.3 | N/A | N/A | N/A |

In addition to the CLK and CE control signals, the three flip-flops share a Set/Reset (SR). For each flip-flop, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

The output buffer and all of the IOB control signals have independent polarity controls.

All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. After configuration, clamping diodes are connected to V_{CCO} with the exception of LVCMOS18, LVCMOS25, GTL, GTL+, LVDS, and LVPECL.

Optional pull-up, pull-down and weak-keeper circuits are attached to each pad. Prior to configuration all outputs not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but I/Os can optionally be pulled up.

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins are in a high-impedance state. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration.

All Virtex-E IOBs support IEEE 1149.1-compatible Boundary Scan testing.

Input Path

The Virtex-E IOB input path routes the input signal directly to internal logic and/or through an optional input flip-flop.

An optional delay element at the D-input of this flip-flop eliminates pad-to-pad hold time. The delay is matched to the internal clock-distribution delay of the FPGA, and when used, assures that the pad-to-pad hold time is zero.

Each input buffer can be configured to conform to any of the low-voltage signalling standards supported. In some of these standards the input buffer utilizes a user-supplied threshold voltage, V_{REF} . The need to supply V_{REF} imposes constraints on which standards can be used in close proximity to each other. See **I/O Banking**.

There are optional pull-up and pull-down resistors at each user I/O input for use after configuration. Their value is in the range 50 – 100 kΩ.

Output Path

The output path includes a 3-state output buffer that drives the output signal onto the pad. The output signal can be routed to the buffer directly from the internal logic or through an optional IOB output flip-flop.

The 3-state control of the output can also be routed directly from the internal logic or through a flip-flop that provides synchronous enable and disable.

Each output driver can be individually programmed for a wide range of low-voltage signalling standards. Each output buffer can source up to 24 mA and sink up to 48 mA. Drive strength and slew rate controls minimize bus transients.

In most signalling standards, the output High voltage depends on an externally supplied V_{CCO} voltage. The need to supply V_{CCO} imposes constraints on which standards can be used in close proximity to each other. See **I/O Banking**.

An optional weak-keeper circuit is connected to each output. When selected, the circuit monitors the voltage on the pad and weakly drives the pin High or Low to match the input signal. If the pin is connected to a multiple-source signal, the weak keeper holds the signal in its last state if all drivers are disabled. Maintaining a valid logic level in this way eliminates bus chatter.

Since the weak-keeper circuit uses the IOB input buffer to monitor the input level, an appropriate V_{REF} voltage must be provided if the signalling standard requires one. The provision of this voltage must comply with the I/O banking rules.

I/O Banking

Some of the I/O standards described above require V_{CCO} and/or V_{REF} voltages. These voltages are externally supplied and connected to device pins that serve groups of IOBs, called banks. Consequently, restrictions exist about which I/O standards can be combined within a given bank.




Figure 6: Dual-Port Block SelectRAM

Table 5 shows the depth and width aspect ratios for the block SelectRAM. The Virtex-E block SelectRAM also includes dedicated routing to provide an efficient interface with both CLBs and other block SelectRAMs. Refer to XAPP130 for block SelectRAM timing waveforms.

Table 5: Block SelectRAM Port Aspect Ratios

| Width | Depth | ADDR Bus | Data Bus |
|-------|-------|------------|------------|
| 1 | 4096 | ADDR<11:0> | DATA<0> |
| 2 | 2048 | ADDR<10:0> | DATA<1:0> |
| 4 | 1024 | ADDR<9:0> | DATA<3:0> |
| 8 | 512 | ADDR<8:0> | DATA<7:0> |
| 16 | 256 | ADDR<7:0> | DATA<15:0> |

Programmable Routing Matrix

It is the longest delay path that limits the speed of any worst-case design. Consequently, the Virtex-E routing architecture and its place-and-route software were defined in a joint optimization process. This joint optimization minimizes long-path delays, and consequently, yields the best system performance.

The joint optimization also reduces design compilation times because the architecture is software-friendly. Design cycles are correspondingly reduced due to shorter design iteration times.

Local Routing

The VersaBlock provides local routing resources (see **Figure 7**), providing three types of connections:

- Interconnections among the LUTs, flip-flops, and GRM
- Internal CLB feedback paths that provide high-speed connections to LUTs within the same CLB, chaining them together with minimal routing delay

- Direct paths that provide high-speed connections between horizontally adjacent CLBs, eliminating the delay of the GRM.




Figure 7: Virtex-E Local Routing

General Purpose Routing

Most Virtex-E signals are routed on the general purpose routing, and consequently, the majority of interconnect resources are associated with this level of the routing hierarchy. General-purpose routing resources are located in horizontal and vertical routing channels associated with the CLB rows and columns and are as follows:

- Adjacent to each CLB is a General Routing Matrix (GRM). The GRM is the switch matrix through which horizontal and vertical routing resources connect, and is also the means by which the CLB gains access to the general purpose routing.
- 24 single-length lines route GRM signals to adjacent GRMs in each of the four directions.
- 72 buffered Hex lines route GRM signals to another GRMs six-blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines are driven only at their endpoints. Hex-line signals can be accessed either at the endpoints or at the midpoint (three blocks from the source). One third of the Hex lines are bidirectional, while the remaining ones are uni-directional.
- 12 Longlines are buffered, bidirectional wires that distribute signals across the device quickly and efficiently. Vertical Longlines span the full height of the device, and horizontal ones span the full width of the device.

I/O Routing

Virtex-E devices have additional routing resources around their periphery that form an interface between the CLB array and the IOBs. This additional routing, called the VersaRing, facilitates pin-swapping and pin-locking, such that logic redesigns can adapt to existing PCB layouts. Time-to-market is reduced, since PCBs and other system components can be manufactured while the logic design is still in progress.

For in-circuit debugging, an optional download and read-back cable is available. This cable connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can single-step the

logic, readback the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.

Configuration

Virtex-E devices are configured by loading configuration data into the internal configuration memory. Note that attempting to load an incorrect bitstream causes configuration to fail and can damage the device.

Some of the pins used for configuration are dedicated pins, while others can be re-used as general purpose inputs and outputs once configuration is complete.

The following are dedicated pins:

- Mode pins (M2, M1, M0)
- Configuration clock pin (CCLK)
- PROGRAM pin
- DONE pin
- Boundary Scan pins (TDI, TDO, TMS, TCK)

Depending on the configuration mode chosen, CCLK can be an output generated by the FPGA, or can be generated externally and provided to the FPGA as an input. The PROGRAM pin must be pulled High prior to reconfiguration.

Note that some configuration pins can act as outputs. For correct operation, these pins require a V_{CCO} of 3.3 V or 2.5 V. At 3.3 V the pins operate as LVTTL, and at 2.5 V they

operate as LVCMS. All affected pins fall in banks 2 or 3. The configuration pins needed for SelectMap (CS, Write) are located in bank 1.

Configuration Modes

Virtex-E supports the following four configuration modes.

- Slave-serial mode
- Master-serial mode
- SelectMAP mode
- Boundary Scan mode (JTAG)

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to configuration. The selection codes are listed in [Table 8](#).

Configuration through the Boundary Scan port is always available, independent of the mode selection. Selecting the Boundary Scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected. However, it is recommended to drive the configuration mode pins externally.

Table 8: Configuration Codes

| Configuration Mode | M2 ⁽¹⁾ | M1 | M0 | CCLK Direction | Data Width | Serial D _{out} | Configuration Pull-ups ⁽¹⁾ |
|--------------------|-------------------|----|----|----------------|------------|-------------------------|---------------------------------------|
| Master-serial mode | 0 | 0 | 0 | Out | 1 | Yes | No |
| Boundary Scan mode | 1 | 0 | 1 | N/A | 1 | No | No |
| SelectMAP mode | 1 | 1 | 0 | In | 8 | No | No |
| Slave-serial mode | 1 | 1 | 1 | In | 1 | Yes | No |
| Master-serial mode | 1 | 0 | 0 | Out | 1 | Yes | Yes |
| Boundary Scan mode | 0 | 0 | 1 | N/A | 1 | No | Yes |
| SelectMAP mode | 0 | 1 | 0 | In | 8 | No | Yes |
| Slave-serial mode | 0 | 1 | 1 | In | 1 | Yes | Yes |

Notes:

1. M2 is sampled continuously from power up until the end of the configuration. Toggling M2 while INIT is being held externally Low can cause the configuration pull-up settings to change.

Table 43: Output Library Macros

| Name | Inputs | Outputs |
|------------------|---------------|---------|
| OBUFDS_FD_LVDS | D, C | O, OB |
| OBUFDS_FDE_LVDS | DD, CE, C | O, OB |
| OBUFDS_FDC_LVDS | D, C, CLR | O, OB |
| OBUFDS_FDCE_LVDS | D, CE, C, CLR | O, OB |
| OBUFDS_FDP_LVDS | D, C, PRE | O, OB |
| OBUFDS_FDPE_LVDS | D, CE, C, PRE | O, OB |
| OBUFDS_FDR_LVDS | D, C, R | O, OB |
| OBUFDS_FDRE_LVDS | D, CE, C, R | O, OB |
| OBUFDS_FDS_LVDS | D, C, S | O, OB |
| OBUFDS_FDSE_LVDS | D, CE, C, S | O, OB |
| OBUFDS_LD_LVDS | D, G | O, OB |
| OBUFDS_LDE_LVDS | D, GE, G | O, OB |
| OBUFDS_LDC_LVDS | D, G, CLR | O, OB |
| OBUFDS_LDCE_LVDS | D, GE, G, CLR | O, OB |
| OBUFDS_LDP_LVDS | D, G, PRE | O, OB |
| OBUFDS_LDPE_LVDS | D, GE, G, PRE | O, OB |

Creating LVDS Output 3-State Buffers

LVDS output 3-state buffers can be placed in a wide number of IOB locations. The exact locations are dependent on the package used. The Virtex-E package information lists the possible locations as IO_L#P for the P-side and IO_L#N for the N-side, where # is the pair number.

HDL Instantiation

Both output 3-state buffers are required to be instantiated in the design and placed on the correct IO_L#P and IO_L#N locations. The IOB must have the same net source the following pins, clock (C), set/reset (SR), 3-state (T), 3-state clock enable (TCE), output (O), output clock enable (OCE). In addition, the output (O) pins must be inverted with respect to each other, and if output registers are used, the INIT states must be opposite values (one High and one Low). If 3-state registers are used, they must be initialized to the same state. Failure to follow these rules leads to DRC errors in the software.

VHDL Instantiation

```
data0_p: OBUFT_LVDS port map
(I=>data_int(0), T=>data_tri,
O=>data_p(0));
```

```
data0_inv: INV port map
(I=>data_int(0), O=>data_n_int(0));
```

```
data0_n: OBUFT_LVDS port map
(I=>data_n_int(0), T=>data_tri,
O=>data_n(0));
```

Verilog Instantiation

```
OBUFT_LVDS data0_p (.I(data_int[0]),
.T(data_tri), .O(data_p[0]));
```

```
INV      data0_inv (.I(data_int[0],
.O(data_n_int[0]));
```

```
OBUFT_LVDS data0_n (.I(data_n_int[0]),
.T(data_tri), .O(data_n[0]));
```

Location Constraints

All LVDS buffers must be explicitly placed on a device. For the output buffers this can be done with the following constraint in the .ucf or .ncf file.

```
NET data_p<0> LOC = D28; # IO_L0P
```

```
NET data_n<0> LOC = B29; # IO_L0N
```

Synchronous vs. Asynchronous 3-State Outputs

If the outputs are synchronous (registered in the IOB), then any IO_L#PIN pair can be used. If the outputs are asynchronous (no output register), then they must use one of the pairs that are part of the same IOB group at the end of a ROW or COLUMN in the device. This applies for either the 3-state pin or the data out pin.

LVDS pairs that can be used as asynchronous outputs are listed in the Virtex-E pinout tables. Some pairs are marked as “asynchronous capable” for all devices in that package, and others are marked as available only for that device in the package. If the device size might be changed at some point in the product lifetime, then only the common pairs for all packages should be used.

Adding Output and 3-State Registers

All LVDS buffers can have an output register in the IOB. The output registers must be in both the P-side and N-side IOBs. All the normal IOB register options are available (FD, FDE, FDC, FDCE, FDP, FDPE, FDR, FDRE, FDS, FDSE, LD, LDE, LDC, LDCE, LDP, LDPE). The register elements can be inferred or explicitly instantiated in the HDL code.

Special care must be taken to insure that the D pins of the registers are inverted and that the INIT states of the registers are opposite. The 3-state (T), 3-state clock enable (CE), clock pin (C), output clock enable (CE) and set/reset (CLR/PRE or S/R) pins must connect to the same source. Failure to do this leads to a DRC error in the software.

The register elements can be packed in the IOB using the IOB property to TRUE on the register or by using the “map -pr [ilob]” where “i” is inputs only, “o” is outputs only and “b” is both inputs and outputs.

To improve design coding times VHDL and Verilog synthesis macro libraries have been developed to explicitly create these structures. The input library macros are listed below. The 3-state is configured to be 3-stated at GSR and when the PRE,CLR,S or R is asserted and shares its clock enable with the output register. If this is not desirable then the library can be updated by the user for the desired functionality. The O and OB inputs to the macros are the external net connections.

Creating a LVDS Bidirectional Buffer

LVDS bidirectional buffers can be placed in a wide number of IOB locations. The exact locations are dependent on the package used. The Virtex-E package information lists the possible locations as IO_L#P for the P-side and IO_L#N for the N-side, where # is the pair number.

HDL Instantiation

Both bidirectional buffers are required to be instantiated in the design and placed on the correct IO_L#P and IO_L#N locations. The IOB must have the same net source the following pins, clock (C), set/reset (SR), 3-state (T), 3-state clock enable (TCE), output (O), output clock enable (OCE). In addition, the output (O) pins must be inverted with respect to each other, and if output registers are used, the INIT states must be opposite values (one HIGH and one LOW). If 3-state registers are used, they must be initialized to the same state. Failure to follow these rules leads to DRC errors in the software.

VHDL Instantiation

```
data0_p: IOBUF_LVDS port map
(I=>data_out(0), T=>data_tri,
IO=>data_p(0), O=>data_int(0));
data0_inv: INV      port map
(I=>data_out(0), O=>data_n_out(0));
data0_n : IOBUF_LVDS port map
(I=>data_n_out(0), T=>data_tri,
IO=>data_n(0), O=>open);
```

Verilog Instantiation

```
IOBUF_LVDS data0_p(.I(data_out[0]),
.T(data_tri), .IO(data_p[0]),
.O(data_int[0]);
INV       data0_inv (.I(data_out[0],
.O(data_n_out[0]));
IOBUF_LVDS
data0_n(.I(data_n_out[0]),.T(data_tri),
.IO(data_n[0]).O());
```

Location Constraints

All LVDS buffers must be explicitly placed on a device. For the output buffers this can be done with the following constraint in the .ucf or .ncf file.

```
NET data_p<0> LOC = D28; # IO_L0P
```

```
NET data_n<0> LOC = B29; # IO_L0N
```

Synchronous vs. Asynchronous Bidirectional Buffers

If the output side of the bidirectional buffers are synchronous (registered in the IOB), then any IO_L#PIN pair can be used. If the output side of the bidirectional buffers are asynchronous (no output register), then they must use one of the pairs that is a part of the asynchronous LVDS IOB group. This applies for either the 3-state pin or the data out pin.

The LVDS pairs that can be used as asynchronous bidirectional buffers are listed in the Virtex-E pinout tables. Some pairs are marked as asynchronous capable for all devices in that package, and others are marked as available only for that device in the package. If the device size might change at some point in the product's lifetime, then only the common pairs for all packages should be used.

Adding Output and 3-State Registers

All LVDS buffers can have an output and input registers in the IOB. The output registers must be in both the P-side and N-side IOBs, the input register is only in the P-side. All the normal IOB register options are available (FD, FDE, FDC, FDCE, FDP, FDPE, FDR, FDRE, FDS, FDSE, LD, LDE, LDC, LDCE, LDP, LDPE). The register elements can be inferred or explicitly instantiated in the HDL code. Special care must be taken to insure that the D pins of the registers are inverted and that the INIT states of the registers are opposite. The 3-state (T), 3-state clock enable (CE), clock pin (C), output clock enable (CE), and set/reset (CLR/PRE or S/R) pins must connect to the same source. Failure to do this leads to a DRC error in the software.

The register elements can be packed in the IOB using the IOB property to TRUE on the register or by using the “map -pr [ilob]” where “i” is inputs only, “o” is outputs only and “b” is both inputs and outputs. To improve design coding times VHDL and Verilog synthesis macro libraries have been developed to explicitly create these structures. The bidirectional I/O library macros are listed in [Table 44](#). The 3-state is configured to be 3-stated at GSR and when the PRE,CLR,S or R is asserted and shares its clock enable with the output and input register. If this is not desirable then the library can be updated by the user for the desired functionality. The I/O and IOB inputs to the macros are the external net connections.

Table 4: CS144 — XCV50E, XCV100E, XCV200E

| Bank | Pin Description | Pin # |
|-------|------------------|------------------|
| 4 | IO_L15N_YY | M11 |
| 4 | IO_L15P_YY | L11 |
| 4 | IO_L16N_YY | K9 |
| 4 | IO_VREF_L16P_YY | N10 ² |
| 4 | IO_L17N_YY | K8 |
| 4 | IO_L17P_YY | N9 |
| 4 | IO_LVDS_DLL_L18P | N8 |
| 4 | IO_VREF | L8 |
| 4 | IO_VREF | L10 |
| 4 | IO_VREF | N11 ¹ |
| <hr/> | | |
| 5 | GCK1 | M7 |
| 5 | IO | M4 |
| 5 | IO_LVDS_DLL_L18N | M6 |
| 5 | IO_L19N_YY | N5 |
| 5 | IO_L19P_YY | K6 |
| 5 | IO_VREF_L20N_YY | N4 ² |
| 5 | IO_L20P_YY | K5 |
| 5 | IO_L21N_YY | M3 |
| 5 | IO_L21P_YY | N3 |
| 5 | IO_VREF | K4 ¹ |
| 5 | IO_VREF | L4 |
| 5 | IO_VREF | L6 |
| <hr/> | | |
| 6 | IO | G4 |
| 6 | IO | J4 |
| 6 | IO_L25P | H1 |
| 6 | IO_VREF_L25N | H2 |
| 6 | IO_L24P_YY | H3 |
| 6 | IO_L24N_YY | H4 |
| 6 | IO_L23P | J2 |
| 6 | IO_VREF_L23N | J3 ² |
| 6 | IO_VREF | K1 |
| 6 | IO_VREF | K2 ¹ |
| 6 | IO_L22N_YY | L1 |
| 6 | IO_L22P_YY | K3 |

Table 4: CS144 — XCV50E, XCV100E, XCV200E

| Bank | Pin Description | Pin # |
|-------|-----------------|-----------------|
| 6 | IO_L26N | G1 |
| <hr/> | | |
| 7 | IO | C2 |
| 7 | IO | D3 |
| 7 | IO | F3 |
| 7 | IO_L26P | F2 |
| 7 | IO_L27N | F4 |
| 7 | IO_VREF_L27P | E1 |
| 7 | IO_L28N_YY | E2 |
| 7 | IO_L28P_YY | E3 |
| 7 | IO_L29N | D1 |
| 7 | IO_VREF_L29P | D2 ² |
| 7 | IO_VREF | C1 ¹ |
| 7 | IO_VREF | D4 |
| <hr/> | | |
| 2 | CCLK | B13 |
| 3 | DONE | M12 |
| NA | M0 | M1 |
| NA | M1 | L2 |
| NA | M2 | N2 |
| NA | PROGRAM | L12 |
| NA | TDI | A11 |
| NA | TCK | C3 |
| 2 | TDO | A12 |
| NA | TMS | B1 |
| <hr/> | | |
| NA | VCCINT | A9 |
| NA | VCCINT | B6 |
| NA | VCCINT | C5 |
| NA | VCCINT | G3 |
| NA | VCCINT | G12 |
| NA | VCCINT | M5 |
| NA | VCCINT | M9 |
| NA | VCCINT | N6 |
| <hr/> | | |
| 0 | VCCO | A2 |

Table 6: PQ240 — XCV50E, XCV100E, XCV200E, XCV300E, XCV400E

| Pin # | Pin Description | Bank |
|-------------------|-----------------|------|
| P173 | IO_L16N_Y | 2 |
| P171 | IO_VREF_L17P_Y | 2 |
| P170 | IO_L17N_Y | 2 |
| P169 | IO | 2 |
| P168 ¹ | IO_VREF_L18P_Y | 2 |
| P167 | IO_D1_L18N_Y | 2 |
| P163 | IO_D2_L19P_YY | 2 |
| P162 | IO_L19N_YY | 2 |
| P161 | IO | 2 |
| P160 | IO_L20P_Y | 2 |
| P159 | IO_L20N_Y | 2 |
| P157 | IO_VREF_L21P_Y | 2 |
| P156 | IO_D3_L21N_Y | 2 |
| P155 | IO_L22P_Y | 2 |
| P154 ³ | IO_VREF_L22N_Y | 2 |
| P153 | IO_L23P_YY | 2 |
| P152 | IO_L23N_YY | 2 |
| | | |
| P149 | IO | 3 |
| P147 ³ | IO_VREF | 3 |
| P145 | IO_D4_L24P_Y | 3 |
| P144 | IO_VREF_L24N_Y | 3 |
| P142 | IO_L25P_Y | 3 |
| P141 | IO_L25N_Y | 3 |
| P140 | IO | 3 |
| P139 | IO_L26P_YY | 3 |
| P138 | IO_D5_L26N_YY | 3 |
| P134 | IO_D6_L27P_Y | 3 |
| P133 ¹ | IO_VREF_L27N_Y | 3 |
| P132 | IO | 3 |
| P131 | IO_L28P_Y | 3 |
| P130 | IO_VREF_L28N_Y | 3 |
| P128 | IO_L29P_Y | 3 |
| P127 | IO_L29N_Y | 3 |
| P126 ² | IO_VREF_L30P_Y | 3 |

Table 6: PQ240 — XCV50E, XCV100E, XCV200E, XCV300E, XCV400E

| Pin # | Pin Description | Bank |
|-------------------|------------------|------|
| P125 | IO_L30N_Y | 3 |
| P124 | IO_D7_L31P_YY | 3 |
| P123 | IO_INIT_L31N_YY | 3 |
| | | |
| P118 | IO_L32P_YY | 4 |
| P117 | IO_L32N_YY | 4 |
| P115 ² | IO_VREF | 4 |
| P114 | IO_L33P_YY | 4 |
| P113 | IO_L33N_YY | 4 |
| P111 | IO_VREF_L34P_YY | 4 |
| P110 | IO_L34N_YY | 4 |
| P109 | IO | 4 |
| P108 ¹ | IO_VREF_L35P_YY | 4 |
| P107 | IO_L35N_YY | 4 |
| P103 | IO_L36P_YY | 4 |
| P102 | IO_L36N_YY | 4 |
| P101 | IO | 4 |
| P100 | IO_L37P_Y | 4 |
| P99 | IO_L37N_Y | 4 |
| P97 | IO_VREF_L38P_Y | 4 |
| P96 | IO_L38N_Y | 4 |
| P95 | IO_L39P_Y | 4 |
| P94 ³ | IO_VREF_L39N_Y | 4 |
| P93 | IO_LVDS_DLL_L40P | 4 |
| P92 | GCK0 | 4 |
| | | |
| P89 | GCK1 | 5 |
| P87 | IO_LVDS_DLL_L40N | 5 |
| P86 ³ | IO_VREF | 5 |
| P84 | IO_VREF_L41P_Y | 5 |
| P82 | IO_L41N_Y | 5 |
| P81 | IO | 5 |
| P80 | IO | 5 |
| P79 | IO_L42P_YY | 5 |
| P78 | IO_L42N_YY | 5 |

Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin# | See Note |
|------|------------------|------|----------|
| 0 | IO_L11P_YY | B24 | |
| 0 | IO_L12N_Y | E22 | |
| 0 | IO_L12P_Y | C23 | |
| 0 | IO_L13N_YY | A23 | |
| 0 | IO_L13P_YY | D22 | |
| 0 | IO_VREF_L14N_YY | E21 | 3 |
| 0 | IO_L14P_YY | B22 | |
| 0 | IO_L15N_Y | D21 | |
| 0 | IO_L15P_Y | C21 | |
| 0 | IO_L16N_YY | B21 | |
| 0 | IO_L16P_YY | E20 | |
| 0 | IO_VREF_L17N_YY | D20 | |
| 0 | IO_L17P_YY | C20 | |
| 0 | IO_L18N_Y | B20 | |
| 0 | IO_L18P_Y | E19 | |
| 0 | IO_L19N_Y | D19 | |
| 0 | IO_L19P_Y | C19 | |
| 0 | IO_VREF_L20N_Y | A19 | |
| 0 | IO_L20P_Y | D18 | |
| 0 | IO_LVDS_DLL_L21N | C18 | |
| 0 | IO_VREF | E18 | 2 |
| | | | |
| 1 | GCK2 | D17 | |
| 1 | IO | A3 | |
| 1 | IO | D9 | |
| 1 | IO | E8 | |
| 1 | IO | E11 | |
| 1 | IO_LVDS_DLL_L21P | E17 | |
| 1 | IO_VREF_L22N_Y | C17 | 2 |
| 1 | IO_L22P_Y | B17 | |
| 1 | IO_L23N_Y | B16 | |
| 1 | IO_VREF_L23P_Y | D16 | |
| 1 | IO_L24N_Y | E16 | |
| 1 | IO_L24P_Y | C16 | |
| 1 | IO_L25N_Y | A15 | |

Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin# | See Note |
|------|-----------------|------|----------|
| 1 | IO_L25P_Y | C15 | |
| 1 | IO_L26N_YY | D15 | |
| 1 | IO_VREF_L26P_YY | E15 | |
| 1 | IO_L27N_YY | C14 | |
| 1 | IO_L27P_YY | D14 | |
| 1 | IO_L28N_Y | A13 | |
| 1 | IO_L28P_Y | E14 | |
| 1 | IO_L29N_YY | C13 | |
| 1 | IO_VREF_L29P_YY | D13 | 3 |
| 1 | IO_L30N_YY | C12 | |
| 1 | IO_L30P_YY | E13 | |
| 1 | IO_L31N_Y | A11 | |
| 1 | IO_L31P_Y | D12 | |
| 1 | IO_L32N_YY | B11 | |
| 1 | IO_L32P_YY | C11 | |
| 1 | IO_L33N_YY | B10 | |
| 1 | IO_VREF_L33P_YY | D11 | |
| 1 | IO_L34N_Y | C10 | |
| 1 | IO_L34P_Y | A9 | |
| 1 | IO_L35N_Y | C9 | |
| 1 | IO_VREF_L35P_Y | D10 | 4 |
| 1 | IO_L36N_Y | A8 | |
| 1 | IO_L36P_Y | B8 | |
| 1 | IO_L37N_Y | E10 | |
| 1 | IO_VREF_L37P_Y | C8 | 1 |
| 1 | IO_L38N_YY | B7 | |
| 1 | IO_VREF_L38P_YY | A6 | |
| 1 | IO_L39N_YY | C7 | |
| 1 | IO_L39P_Y | D8 | |
| 1 | IO_L40N_Y | A5 | |
| 1 | IO_L40P_Y | B5 | |
| 1 | IO_L41N_YY | C6 | |
| 1 | IO_VREF_L41P_YY | D7 | |
| 1 | IO_L42N_YY | A4 | |
| 1 | IO_L42P_YY | B4 | |

Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin# | See Note |
|-------|-------------------|------|----------|
| 4 | IO_L104N_YY | AJ12 | |
| 4 | IO_L105P_Y | AN11 | |
| 4 | IO_L105N_Y | AK12 | |
| 4 | IO_L106P_YY | AL12 | |
| 4 | IO_L106N_YY | AM12 | |
| 4 | IO_VREF_L107P_YY | AK13 | 3 |
| 4 | IO_L107N_YY | AL13 | |
| 4 | IO_L108P_Y | AM13 | |
| 4 | IO_L108N_Y | AN13 | |
| 4 | IO_L109P_YY | AJ14 | |
| 4 | IO_L109N_YY | AK14 | |
| 4 | IO_VREF_L110P_YY | AM14 | |
| 4 | IO_L110N_YY | AN15 | |
| 4 | IO_L111P_Y | AJ15 | |
| 4 | IO_L111N_Y | AK15 | |
| 4 | IO_L112P_Y | AL15 | |
| 4 | IO_L112N_Y | AM16 | |
| 4 | IO_VREF_L113P_Y | AL16 | |
| 4 | IO_L113N_Y | AJ16 | |
| 4 | IO_L114P_Y | AK16 | |
| 4 | IO_VREF_L114N_Y | AN17 | 2 |
| 4 | IO_LVDS_DLL_L115P | AM17 | |
| <hr/> | | | |
| 5 | GCK1 | AJ17 | |
| 5 | IO | AL25 | |
| 5 | IO | AL28 | |
| 5 | IO | AL30 | |
| 5 | IO | AN28 | |
| 5 | IO_LVDS_DLL_L115N | AM18 | |
| 5 | IO_VREF | AL18 | 2 |
| 5 | IO_L116P_Y | AK18 | |
| 5 | IO_VREF_L116N_Y | AJ18 | |
| 5 | IO_L117P_Y | AN19 | |
| 5 | IO_L117N_Y | AL19 | |
| 5 | IO_L118P_Y | AK19 | |

Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin# | See Note |
|------|------------------|------|----------|
| 5 | IO_L118N_Y | AM20 | |
| 5 | IO_L119P_YY | AJ19 | |
| 5 | IO_VREF_L119N_YY | AL20 | |
| 5 | IO_L120P_YY | AN21 | |
| 5 | IO_L120N_YY | AL21 | |
| 5 | IO_L121P_Y | AJ20 | |
| 5 | IO_L121N_Y | AM22 | |
| 5 | IO_L122P_YY | AK21 | |
| 5 | IO_VREF_L122N_YY | AN23 | 3 |
| 5 | IO_L123P_YY | AJ21 | |
| 5 | IO_L123N_YY | AM23 | |
| 5 | IO_L124P_Y | AK22 | |
| 5 | IO_L124N_Y | AM24 | |
| 5 | IO_L125P_YY | AL23 | |
| 5 | IO_L125N_YY | AJ22 | |
| 5 | IO_L126P_YY | AK23 | |
| 5 | IO_VREF_L126N_YY | AL24 | |
| 5 | IO_L127P_Y | AN26 | |
| 5 | IO_L127N_Y | AJ23 | |
| 5 | IO_L128P_Y | AK24 | |
| 5 | IO_VREF_L128N_Y | AM26 | 4 |
| 5 | IO_L129P_Y | AM27 | |
| 5 | IO_L129N_Y | AJ24 | |
| 5 | IO_L130P_Y | AL26 | |
| 5 | IO_VREF_L130N_Y | AK25 | 1 |
| 5 | IO_L131P_YY | AN29 | |
| 5 | IO_VREF_L131N_YY | AJ25 | |
| 5 | IO_L132P_YY | AK26 | |
| 5 | IO_L132N_YY | AM29 | |
| 5 | IO_L133P_Y | AM30 | |
| 5 | IO_L133N_Y | AJ26 | |
| 5 | IO_L134P_YY | AK27 | |
| 5 | IO_VREF_L134N_YY | AL29 | |
| 5 | IO_L135P_YY | AN31 | |
| 5 | IO_L135N_YY | AJ27 | |

Table 18: FG456 — XCV200E and XCV300E

| Bank | Pin Description | Pin # |
|-------|------------------|-----------------|
| 7 | IO | J1 |
| 7 | IO | J4 |
| 7 | IO | L2 ¹ |
| 7 | IO_L104N_YY | L3 |
| 7 | IO_L104P_YY | L4 |
| 7 | IO_L105N_YY | L5 |
| 7 | IO_L105P_YY | L1 |
| 7 | IO_L106N_Y | L6 |
| 7 | IO_L106P_Y | K2 |
| 7 | IO_L107N_Y | K4 |
| 7 | IO_VREF_L107P_Y | K3 |
| 7 | IO_L108N_YY | K1 |
| 7 | IO_L108P_YY | K5 |
| 7 | IO_L109N_YY | J3 |
| 7 | IO_L109P_YY | J2 |
| 7 | IO_L110N_YY | J5 |
| 7 | IO_L110P_YY | H1 |
| 7 | IO_L111N_YY | H2 |
| 7 | IO_L111P_YY | H3 |
| 7 | IO_L112N_Y | G1 |
| 7 | IO_VREF_L112P_Y | H4 |
| 7 | IO_L113N_Y | F1 |
| 7 | IO_L113P_Y | F2 |
| 7 | IO_L114N_YY | H5 |
| 7 | IO_L114P_YY | G3 |
| 7 | IO_L115N_YY | E1 |
| 7 | IO_VREF_L115P_YY | E2 |
| 7 | IO_L116N_YY | F3 |
| 7 | IO_L116P_YY | G5 |
| 7 | IO_L117N_YY | E3 |
| 7 | IO_VREF_L117P_YY | D2 |
| 7 | IO_L118N_YY | F5 |
| 7 | IO_L118P_YY | C1 |
| <hr/> | | |
| 2 | CCLK | B22 |
| 3 | DONE | Y19 |
| NA | DXN | Y5 |

Table 18: FG456 — XCV200E and XCV300E

| Bank | Pin Description | Pin # |
|-------|-----------------|-------|
| NA | DXP | V6 |
| NA | M0 | AB2 |
| NA | M1 | U5 |
| NA | M2 | Y4 |
| NA | PROGRAM | W20 |
| NA | TCK | C4 |
| NA | TDI | B20 |
| 2 | TDO | A21 |
| NA | TMS | D3 |
| <hr/> | | |
| NA | NC | W19 |
| NA | NC | W4 |
| NA | NC | D19 |
| NA | NC | D4 |
| <hr/> | | |
| NA | VCCINT | E5 |
| NA | VCCINT | E18 |
| NA | VCCINT | F6 |
| NA | VCCINT | F17 |
| NA | VCCINT | G7 |
| NA | VCCINT | G8 |
| NA | VCCINT | G9 |
| NA | VCCINT | G14 |
| NA | VCCINT | G15 |
| NA | VCCINT | H7 |
| NA | VCCINT | G16 |
| NA | VCCINT | H16 |
| NA | VCCINT | J7 |
| NA | VCCINT | J16 |
| NA | VCCINT | P7 |
| NA | VCCINT | P16 |
| NA | VCCINT | R7 |
| NA | VCCINT | R16 |
| NA | VCCINT | T7 |
| NA | VCCINT | T8 |
| NA | VCCINT | T9 |
| NA | VCCINT | T14 |

Table 18: FG456 — XCV200E and XCV300E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA | VCCINT | T15 |
| NA | VCCINT | T16 |
| NA | VCCINT | U6 |
| NA | VCCINT | U17 |
| NA | VCCINT | V5 |
| NA | VCCINT | V18 |
| | | |
| NA | VCCO_7 | L7 |
| NA | VCCO_7 | K7 |
| NA | VCCO_7 | K6 |
| NA | VCCO_7 | J6 |
| NA | VCCO_7 | H6 |
| NA | VCCO_7 | G6 |
| NA | VCCO_6 | N7 |
| NA | VCCO_6 | M7 |
| NA | VCCO_6 | T6 |
| NA | VCCO_6 | R6 |
| NA | VCCO_6 | P6 |
| NA | VCCO_6 | N6 |
| NA | VCCO_5 | U10 |
| NA | VCCO_5 | U9 |
| NA | VCCO_5 | U8 |
| NA | VCCO_5 | U7 |
| NA | VCCO_5 | T11 |
| NA | VCCO_5 | T10 |
| NA | VCCO_4 | U16 |
| NA | VCCO_4 | U15 |
| NA | VCCO_4 | U14 |
| NA | VCCO_4 | U13 |
| NA | VCCO_4 | T13 |
| NA | VCCO_4 | T12 |
| NA | VCCO_3 | T17 |
| NA | VCCO_3 | R17 |
| NA | VCCO_3 | P17 |
| NA | VCCO_3 | N17 |
| NA | VCCO_3 | N16 |
| NA | VCCO_3 | M16 |

Table 18: FG456 — XCV200E and XCV300E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA | VCCO_2 | K17 |
| NA | VCCO_2 | J17 |
| NA | VCCO_2 | H17 |
| NA | VCCO_2 | G17 |
| NA | VCCO_2 | L16 |
| NA | VCCO_2 | K16 |
| NA | VCCO_1 | G13 |
| NA | VCCO_1 | G12 |
| NA | VCCO_1 | F16 |
| NA | VCCO_1 | F15 |
| NA | VCCO_1 | F14 |
| NA | VCCO_1 | F13 |
| NA | VCCO_0 | G11 |
| NA | VCCO_0 | G10 |
| NA | VCCO_0 | F10 |
| NA | VCCO_0 | F9 |
| NA | VCCO_0 | F8 |
| NA | VCCO_0 | F7 |
| | | |
| NA | GND | AB22 |
| NA | GND | AB1 |
| NA | GND | AA21 |
| NA | GND | AA2 |
| NA | GND | Y20 |
| NA | GND | Y3 |
| NA | GND | P14 |
| NA | GND | P13 |
| NA | GND | P12 |
| NA | GND | P11 |
| NA | GND | P10 |
| NA | GND | P9 |
| NA | GND | N14 |
| NA | GND | N13 |
| NA | GND | N12 |
| NA | GND | N11 |
| NA | GND | N10 |
| NA | GND | N9 |

**Table 19: FG456 Differential Pin Pair Summary
XCV200E, XCV300E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|----|-----------------|
| 18 | 1 | C14 | B14 | 2 | - |
| 19 | 1 | A15 | F12 | 2 | - |
| 20 | 1 | C15 | B15 | ✓ | - |
| 21 | 1 | E14 | A16 | ✓ | VREF |
| 22 | 1 | C16 | D14 | 2 | - |
| 23 | 1 | A17 | D15 | 2 | - |
| 24 | 1 | A18 | B17 | ✓ | VREF |
| 25 | 1 | C17 | D16 | ✓ | - |
| 26 | 1 | A19 | B18 | ✓ | VREF |
| 27 | 1 | C18 | D17 | ✓ | - |
| 28 | 1 | C19 | A20 | ✓ | CS |
| 29 | 2 | C21 | D20 | ✓ | DIN, D0 |
| 30 | 2 | C22 | D21 | ✓ | - |
| 31 | 2 | D22 | E21 | ✓ | VREF |
| 32 | 2 | E22 | F18 | ✓ | - |
| 33 | 2 | F21 | F19 | ✓ | VREF |
| 34 | 2 | F22 | G19 | 2 | - |
| 35 | 2 | G20 | G18 | 1 | - |
| 36 | 2 | H18 | H22 | 2 | D1, VREF |
| 37 | 2 | H20 | H19 | ✓ | D2 |
| 38 | 2 | H21 | J19 | ✓ | - |
| 39 | 2 | J18 | J20 | ✓ | - |
| 40 | 2 | K18 | J21 | 2 | - |
| 41 | 2 | K22 | K21 | 1 | VREF |
| 42 | 2 | K19 | L22 | 2 | - |
| 43 | 2 | L21 | L18 | ✓ | - |
| 44 | 2 | L17 | L20 | ✓ | - |
| 45 | 3 | M18 | M20 | ✓ | - |
| 46 | 3 | M19 | M17 | 2 | - |
| 47 | 3 | N22 | N21 | 2 | VREF |
| 48 | 3 | N20 | N18 | ✓ | - |
| 49 | 3 | N19 | P21 | ✓ | - |
| 50 | 3 | P20 | P19 | ✓ | - |
| 51 | 3 | P18 | R21 | ✓ | D5 |
| 52 | 3 | T22 | R19 | 2 | VREF |

**Table 19: FG456 Differential Pin Pair Summary
XCV200E, XCV300E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|----|-----------------|
| 53 | 3 | U22 | R18 | 2 | - |
| 54 | 3 | T21 | V22 | ✓ | - |
| 55 | 3 | T20 | U21 | ✓ | VREF |
| 56 | 3 | W22 | T18 | ✓ | - |
| 57 | 3 | U19 | U20 | ✓ | VREF |
| 58 | 3 | W21 | AA22 | ✓ | - |
| 59 | 3 | Y21 | V19 | ✓ | INIT |
| 60 | 4 | W18 | AA20 | ✓ | - |
| 61 | 4 | Y18 | V17 | NA | - |
| 62 | 4 | AB20 | W17 | ✓ | VREF |
| 63 | 4 | AA18 | V16 | NA | - |
| 64 | 4 | AB19 | AB18 | ✓ | VREF |
| 65 | 4 | W16 | AA17 | 1 | - |
| 66 | 4 | Y16 | V15 | 1 | - |
| 67 | 4 | AB16 | Y15 | ✓ | VREF |
| 68 | 4 | AA15 | AB15 | ✓ | - |
| 69 | 4 | W15 | Y14 | 1 | - |
| 70 | 4 | V14 | AA14 | 1 | - |
| 71 | 4 | AB14 | V13 | NA | - |
| 72 | 4 | AA13 | AB13 | ✓ | VREF |
| 73 | 4 | W13 | AA12 | 2 | - |
| 74 | 4 | Y12 | V12 | 2 | - |
| 75 | 5 | U12 | AA11 | NA | IO_LVDS_DLL |
| 76 | 5 | AB11 | W11 | 1 | - |
| 77 | 5 | V11 | Y10 | ✓ | VREF |
| 78 | 5 | AB10 | W10 | ✓ | - |
| 79 | 5 | V10 | Y9 | 2 | - |
| 80 | 5 | AB9 | W9 | 2 | - |
| 81 | 5 | V9 | AA8 | ✓ | - |
| 82 | 5 | Y8 | W8 | ✓ | VREF |
| 83 | 5 | W7 | AA7 | 2 | - |
| 84 | 5 | AB6 | AA6 | 2 | - |
| 85 | 5 | AB5 | AA5 | ✓ | VREF |
| 86 | 5 | Y7 | W6 | ✓ | - |
| 87 | 5 | AA4 | Y6 | ✓ | VREF |

FG680 Differential Pin Pairs

Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A √ in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock.

**Table 23: FG680 Differential Pin Pair Summary
XCV600E, XCV1000E, XCV1600E, XCV2000E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|--|------|-------|-------|----|-----------------|
| GCLK LVDS | | | | | |
| 3 | 0 | A20 | C22 | NA | IO_DLL_L29N |
| 2 | 1 | D21 | A19 | NA | IO_DLL_L29P |
| 1 | 5 | AU22 | AT22 | NA | IO_DLL_L155N |
| 0 | 4 | AW19 | AT21 | NA | IO_DLL_L155P |
| IO LVDS | | | | | |
| Total Pairs: 247, Asynchronous Output Pairs: 111 | | | | | |
| 0 | 0 | A36 | C35 | 5 | - |
| 1 | 0 | B35 | D34 | 5 | VREF |
| 2 | 0 | A35 | C34 | √ | - |
| 3 | 0 | B34 | D33 | √ | VREF |
| 4 | 0 | A34 | C33 | 3 | - |
| 5 | 0 | B33 | D32 | 3 | - |
| 6 | 0 | D31 | C32 | √ | - |
| 7 | 0 | C31 | A33 | √ | VREF |
| 8 | 0 | B31 | B32 | 5 | - |
| 9 | 0 | D30 | A32 | 5 | VREF |
| 10 | 0 | C30 | A31 | √ | - |
| 11 | 0 | D29 | B30 | √ | VREF |
| 12 | 0 | C29 | A30 | 2 | - |
| 13 | 0 | B29 | A29 | 2 | - |
| 14 | 0 | A28 | B28 | √ | VREF |
| 15 | 0 | B27 | C28 | √ | - |
| 16 | 0 | A27 | D27 | 5 | - |
| 17 | 0 | B26 | C27 | 5 | - |

**Table 23: FG680 Differential Pin Pair Summary
XCV600E, XCV1000E, XCV1600E, XCV2000E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|----|-----------------|
| 18 | 0 | C26 | D26 | √ | - |
| 19 | 0 | D25 | A26 | √ | VREF |
| 20 | 0 | C25 | B25 | 3 | - |
| 21 | 0 | D24 | A25 | 3 | - |
| 22 | 0 | B23 | A24 | √ | - |
| 23 | 0 | A23 | C24 | √ | VREF |
| 24 | 0 | B22 | B24 | 5 | - |
| 25 | 0 | A22 | E23 | 5 | - |
| 26 | 0 | B21 | D23 | √ | - |
| 27 | 0 | A21 | C23 | √ | VREF |
| 28 | 0 | B20 | E22 | 2 | - |
| 29 | 1 | A19 | C22 | NA | IO_LVDS_DLL |
| 30 | 1 | B19 | C21 | 2 | VREF |
| 31 | 1 | A18 | C19 | 2 | - |
| 32 | 1 | B18 | D19 | √ | VREF |
| 33 | 1 | A17 | C18 | √ | - |
| 34 | 1 | B17 | D18 | 5 | - |
| 35 | 1 | A16 | E18 | 5 | - |
| 36 | 1 | D17 | C17 | √ | VREF |
| 37 | 1 | E17 | B16 | √ | - |
| 38 | 1 | C16 | A15 | 3 | - |
| 39 | 1 | D16 | B15 | 3 | - |
| 40 | 1 | B14 | A14 | √ | VREF |
| 41 | 1 | A13 | C15 | √ | - |
| 42 | 1 | B13 | D15 | 5 | - |
| 43 | 1 | A12 | C14 | 5 | - |
| 44 | 1 | C13 | D14 | √ | - |
| 45 | 1 | D13 | B12 | √ | VREF |
| 46 | 1 | C12 | A11 | 2 | - |
| 47 | 1 | C11 | B11 | 2 | - |
| 48 | 1 | D11 | A10 | √ | VREF |
| 49 | 1 | C10 | B10 | √ | - |
| 50 | 1 | D10 | A9 | 5 | VREF |
| 51 | 1 | C9 | B9 | 5 | - |

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin # |
|-------------|------------------------|------------------|
| 0 | IO_VREF_L27N_YY | D27 |
| 0 | IO_L27P_YY | B25 |
| 0 | IO_L28N_Y | A25 |
| 0 | IO_L28P_Y | D26 |
| 0 | IO_L29N_Y | A24 |
| 0 | IO_L29P_Y | E25 |
| 0 | IO_L30N_YY | D25 |
| 0 | IO_L30P_YY | B24 |
| 0 | IO_VREF_L31N_YY | E24 |
| 0 | IO_L31P_YY | A23 |
| 0 | IO_L32N_Y | C23 |
| 0 | IO_L32P_Y | E23 |
| 0 | IO_VREF_L33N_Y | B23 ¹ |
| 0 | IO_L33P_Y | D23 |
| 0 | IO_LVDS_DLL_L34N | A22 |
| | | |
| 1 | GCK2 | B22 |
| 1 | IO | A14 |
| 1 | IO | A20 |
| 1 | IO | B11 |
| 1 | IO | B13 |
| 1 | IO | C8 |
| 1 | IO | C18 |
| 1 | IO | C21 |
| 1 | IO | D7 |
| 1 | IO | D10 |
| 1 | IO | D15 |
| 1 | IO | D17 |
| 1 | IO | E20 |
| 1 | IO_LVDS_DLL_L34P | D22 |
| 1 | IO_L35N_Y | D21 |
| 1 | IO_VREF_L35P_Y | B21 ¹ |
| 1 | IO_L36N_Y | D20 |
| 1 | IO_L36P_Y | A21 |
| 1 | IO_L37N_YY | C20 |
| 1 | IO_VREF_L37P_YY | D19 |
| 1 | IO_L38N_YY | B20 |

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin # |
|-------------|------------------------|--------------|
| 1 | IO_L38P_YY | E19 |
| 1 | IO_L39N_Y | D18 |
| 1 | IO_L39P_Y | A19 |
| 1 | IO_L40N_Y | E18 |
| 1 | IO_L40P_Y | C19 |
| 1 | IO_L41N_YY | B19 |
| 1 | IO_VREF_L41P_YY | E17 |
| 1 | IO_L42N_YY | A18 |
| 1 | IO_L42P_YY | D16 |
| 1 | IO_L43N_Y | E16 |
| 1 | IO_L43P_Y | B18 |
| 1 | IO_L44N_Y | F16 |
| 1 | IO_L44P_Y | A17 |
| 1 | IO_L45N_YY | C17 |
| 1 | IO_VREF_L45P_YY | E15 |
| 1 | IO_L46N_YY | B17 |
| 1 | IO_L46P_YY | D14 |
| 1 | IO_L47N_Y | A16 |
| 1 | IO_L47P_Y | E14 |
| 1 | IO_L48N_Y | C16 |
| 1 | IO_L48P_Y | D13 |
| 1 | IO_L49N_Y | B16 |
| 1 | IO_L49P_Y | D12 |
| 1 | IO_L50N_Y | A15 |
| 1 | IO_L50P_Y | E12 |
| 1 | IO_L51N_YY | C15 |
| 1 | IO_L51P_YY | C11 |
| 1 | IO_L52N_YY | B15 |
| 1 | IO_VREF_L52P_YY | D11 |
| 1 | IO_L53N_Y | E11 |
| 1 | IO_L53P_Y | C14 |
| 1 | IO_L54N_Y | C10 |
| 1 | IO_L54P_Y | B14 |
| 1 | IO_L55N_YY | A13 |
| 1 | IO_VREF_L55P_YY | E10 |
| 1 | IO_L56N_YY | C13 |
| 1 | IO_L56P_YY | C9 |

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

| Bank | Pin Description | Pin # |
|------|------------------|------------------|
| 1 | IO | J20 ⁵ |
| 1 | IO | L18 ⁴ |
| 1 | IO_LVDS_DLL_L34P | E16 |
| 1 | IO_L35N_YY | B16 |
| 1 | IO_VREF_L35P_YY | F16 ² |
| 1 | IO_L36N_YY | A16 |
| 1 | IO_L36P_YY | H16 |
| 1 | IO_L37N_YY | C16 |
| 1 | IO_VREF_L37P_YY | K15 |
| 1 | IO_L38N_YY | K16 |
| 1 | IO_L38P_YY | G16 |
| 1 | IO_L39N_Y | A17 |
| 1 | IO_L39P_Y | E17 |
| 1 | IO_L40N_Y | F17 |
| 1 | IO_L40P_Y | C17 |
| 1 | IO_L41N_YY | E18 |
| 1 | IO_VREF_L41P_YY | A18 |
| 1 | IO_L42N_YY | D18 |
| 1 | IO_L42P_YY | A19 |
| 1 | IO_L43N_Y | B19 |
| 1 | IO_L43P_Y | G18 |
| 1 | IO_L44N_Y | D19 |
| 1 | IO_L44P_Y | H18 |
| 1 | IO_L45N_YY | F18 |
| 1 | IO_VREF_L45P_YY | F19 ¹ |
| 1 | IO_L46N_YY | B20 |
| 1 | IO_L46P_YY | K17 |
| 1 | IO_L47N_Y | D20 ⁴ |
| 1 | IO_L47P_Y | A20 ⁴ |
| 1 | IO_L48N_Y | G19 |
| 1 | IO_L48P_Y | C20 |
| 1 | IO_L49N_Y | K18 |
| 1 | IO_L49P_Y | E20 |
| 1 | IO_L50N_YY | B21 ⁴ |
| 1 | IO_L50P_YY | D21 ⁴ |
| 1 | IO_L51N_YY | F20 |
| 1 | IO_L51P_YY | A21 |

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

| Bank | Pin Description | Pin # |
|------|------------------|------------------|
| 1 | IO_L52N_YY | C21 |
| 1 | IO_VREF_L52P_YY | A22 |
| 1 | IO_L53N_YY | H19 |
| 1 | IO_L53P_YY | B22 |
| 1 | IO_L54N_YY | E21 |
| 1 | IO_L54P_YY | D22 |
| 1 | IO_L55N_YY | F21 |
| 1 | IO_VREF_L55P_YY | C22 |
| 1 | IO_L56N_YY | H20 |
| 1 | IO_L56P_YY | E22 |
| 1 | IO_L57N_Y | G21 |
| 1 | IO_L57P_Y | A23 |
| 1 | IO_L58N_Y | A24 |
| 1 | IO_L58P_Y | K19 |
| 1 | IO_L59N_YY | C24 |
| 1 | IO_VREF_L59P_YY | B24 |
| 1 | IO_L60N_YY | H21 |
| 1 | IO_L60P_YY | G22 |
| 1 | IO_L61N_Y | E23 |
| 1 | IO_L61P_Y | C25 |
| 1 | IO_L62N_Y | D24 |
| 1 | IO_L62P_Y | A26 |
| 1 | IO_L63N_YY | B26 |
| 1 | IO_VREF_L63P_YY | K20 |
| 1 | IO_L64N_YY | D25 |
| 1 | IO_L64P_YY | J21 |
| 1 | IO_L65N_Y | C26 ⁴ |
| 1 | IO_L65P_Y | F23 ⁴ |
| 1 | IO_L66N_Y | B27 |
| 1 | IO_VREF_L66P_Y | G23 ¹ |
| 1 | IO_L67N_Y | A27 |
| 1 | IO_L67P_Y | F24 |
| 1 | IO_L68N_YY | B28 ³ |
| 1 | IO_L68P_YY | A28 ⁴ |
| 1 | IO_WRITE_L69N_YY | K21 |
| 1 | IO_CS_L69P_YY | C27 |

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

| Bank | Pin Description | Pin # |
|------|------------------|------------------|
| 7 | IO_L275N_YY | G3 |
| 7 | IO_L275P_YY | E1 |
| 7 | IO_L276N_YY | H6 |
| 7 | IO_L276P_YY | E2 |
| 7 | IO_L277N | E4 |
| 7 | IO_VREF_L277P | K9 |
| 7 | IO_L278N_YY | J8 |
| 7 | IO_L278P_YY | F4 |
| 7 | IO_L279N_Y | D1 ³ |
| 7 | IO_L279P_Y | H7 ⁴ |
| 7 | IO_L280N_YY | G6 |
| 7 | IO_VREF_L280P_YY | C2 ¹ |
| 7 | IO_L281N | D2 |
| 7 | IO_L281P | F5 |
| 7 | IO_L282N_YY | D3 ⁴ |
| 7 | IO_L282P_YY | K10 ³ |
| | | |
| 2 | CCLK | F26 |
| 3 | DONE | AJ28 |
| NA | DXN | AJ3 |
| NA | DXP | AH4 |
| NA | M0 | AF4 |
| NA | M1 | AC7 |
| NA | M2 | AK3 |
| NA | PROGRAM | AG28 |
| NA | TCK | B3 |
| NA | TDI | H22 |
| 2 | TDO | D26 |
| NA | TMS | C1 |
| | | |
| NA | VCCINT | L11 |
| NA | VCCINT | L12 |
| NA | VCCINT | L19 |
| NA | VCCINT | L20 |
| NA | VCCINT | M11 |
| NA | VCCINT | M12 |
| NA | VCCINT | M19 |

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA | VCCINT | M20 |
| NA | VCCINT | N13 |
| NA | VCCINT | N14 |
| NA | VCCINT | N15 |
| NA | VCCINT | N16 |
| NA | VCCINT | N17 |
| NA | VCCINT | N18 |
| NA | VCCINT | P13 |
| NA | VCCINT | P18 |
| NA | VCCINT | R13 |
| NA | VCCINT | R18 |
| NA | VCCINT | T13 |
| NA | VCCINT | T18 |
| NA | VCCINT | U13 |
| NA | VCCINT | U18 |
| NA | VCCINT | V13 |
| NA | VCCINT | V14 |
| NA | VCCINT | V15 |
| NA | VCCINT | V16 |
| NA | VCCINT | V17 |
| NA | VCCINT | V18 |
| NA | VCCINT | W11 |
| NA | VCCINT | W12 |
| NA | VCCINT | W19 |
| NA | VCCINT | W20 |
| NA | VCCINT | Y11 |
| NA | VCCINT | Y12 |
| NA | VCCINT | Y19 |
| NA | VCCINT | Y20 |
| | | |
| NA | VCCO_0 | B6 |
| NA | VCCO_0 | M15 |
| NA | VCCO_0 | M14 |
| NA | VCCO_0 | L15 |
| NA | VCCO_0 | L14 |
| NA | VCCO_0 | H14 |
| NA | VCCO_0 | M13 |

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Bank | Pin Description | Pin # |
|------|------------------|-------------------|
| 4 | IO_L178N_YY | AL28 |
| 4 | IO_L179P_YY | AE24 ⁴ |
| 4 | IO_L179N_YY | AN28 ⁵ |
| 4 | IO_L180P_Y | AJ27 |
| 4 | IO_L180N_Y | AH26 |
| 4 | IO_L181P_Y | AG25 |
| 4 | IO_L181N_Y | AK27 |
| 4 | IO_L182P | AM28 ⁴ |
| 4 | IO_L182N | AF24 ⁵ |
| 4 | IO_L183P_YY | AJ26 |
| 4 | IO_L183N_YY | AP27 |
| 4 | IO_VREF_L184P_YY | AK26 |
| 4 | IO_L184N_YY | AN27 |
| 4 | IO_L185P | AE23 ⁴ |
| 4 | IO_L185N | AM27 ⁵ |
| 4 | IO_L186P_Y | AL26 |
| 4 | IO_L186N_Y | AP26 |
| 4 | IO_VREF_L187P_Y | AN26 ² |
| 4 | IO_L187N_Y | AJ25 |
| 4 | IO_L188P | AG24 ⁴ |
| 4 | IO_L188N | AP25 ⁵ |
| 4 | IO_L189P_YY | AF23 |
| 4 | IO_L189N_YY | AM26 |
| 4 | IO_VREF_L190P_YY | AJ24 |
| 4 | IO_L190N_YY | AN25 |
| 4 | IO_L191P_Y | AE22 |
| 4 | IO_L191N_Y | AM25 |
| 4 | IO_L192P_Y | AK24 |
| 4 | IO_L192N_Y | AH23 |
| 4 | IO_VREF_L193P_YY | AF22 |
| 4 | IO_L193N_YY | AP24 |
| 4 | IO_L194P_YY | AL24 |
| 4 | IO_L194N_YY | AK23 |
| 4 | IO_L195P_Y | AG22 |

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Bank | Pin Description | Pin # |
|------|------------------|-------------------|
| 4 | IO_L195N_Y | AN23 |
| 4 | IO_L196P_Y | AP23 |
| 4 | IO_L196N_Y | AM23 |
| 4 | IO_L197P_Y | AH22 |
| 4 | IO_L197N_Y | AP22 |
| 4 | IO_L198P_Y | AL23 |
| 4 | IO_L198N_Y | AF21 |
| 4 | IO_L199P_YY | AL22 |
| 4 | IO_L199N_YY | AJ22 |
| 4 | IO_VREF_L200P_YY | AK22 |
| 4 | IO_L200N_YY | AM22 |
| 4 | IO_L201P_YY | AG21 ⁴ |
| 4 | IO_L201N_YY | AJ21 ⁵ |
| 4 | IO_L202P_Y | AP21 |
| 4 | IO_L202N_Y | AE20 |
| 4 | IO_L203P_Y | AH21 |
| 4 | IO_L203N_Y | AL21 |
| 4 | IO_L204P | AN21 ⁴ |
| 4 | IO_L204N | AF20 ⁵ |
| 4 | IO_L205P_YY | AK21 |
| 4 | IO_L205N_YY | AP20 |
| 4 | IO_VREF_L206P_YY | AE19 |
| 4 | IO_L206N_YY | AN20 |
| 4 | IO_L207P_Y | AG20 ⁴ |
| 4 | IO_L207N_Y | AL20 ⁵ |
| 4 | IO_L208P_Y | AH20 |
| 4 | IO_L208N_Y | AK20 |
| 4 | IO_L209P_Y | AN19 |
| 4 | IO_L209N_Y | AJ20 |
| 4 | IO_L210P | AF19 ⁴ |
| 4 | IO_L210N | AP19 ⁵ |
| 4 | IO_L211P_YY | AM19 |
| 4 | IO_L211N_YY | AH19 |
| 4 | IO_VREF_L212P_YY | AJ19 |

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA | GND | AP2 |
| NA | GND | AN3 |
| NA | GND | AM20 |
| NA | GND | AK30 |
| NA | GND | AG8 |
| NA | GND | AC29 |
| NA | GND | Y3 |
| NA | GND | Y32 |
| NA | GND | W21 |
| NA | GND | V21 |
| NA | GND | T8 |
| NA | GND | T27 |
| NA | GND | R21 |
| NA | GND | P21 |
| NA | GND | H19 |
| NA | GND | F29 |
| NA | GND | C11 |
| NA | GND | B3 |
| NA | GND | A32 |
| NA | GND | AP3 |
| NA | GND | AN32 |
| NA | GND | AM24 |
| NA | GND | AJ6 |
| NA | GND | AG16 |
| NA | GND | AA14 |
| NA | GND | Y14 |
| NA | GND | W8 |
| NA | GND | W27 |
| NA | GND | U14 |
| NA | GND | T14 |
| NA | GND | R3 |
| NA | GND | R32 |
| NA | GND | M6 |
| NA | GND | H27 |

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA | GND | E5 |
| NA | GND | C15 |
| NA | GND | B32 |
| NA | GND | A33 |
| NA | GND | AP7 |
| NA | GND | AN33 |
| NA | GND | AM32 |
| NA | GND | AJ12 |
| NA | GND | AG19 |
| NA | GND | AA15 |
| NA | GND | Y15 |
| NA | GND | W14 |
| NA | GND | V14 |
| NA | GND | U15 |
| NA | GND | T15 |
| NA | GND | R14 |
| NA | GND | P14 |
| NA | GND | M29 |
| NA | GND | G1 |
| NA | GND | E18 |
| NA | GND | C20 |
| NA | GND | B33 |
| NA | GND | A34 |
| NA | GND | AP28 |
| NA | GND | AN34 |
| NA | GND | AM33 |
| NA | GND | AJ23 |
| NA | GND | AG27 |
| NA | GND | AA16 |
| NA | GND | Y16 |
| NA | GND | W15 |
| NA | GND | V15 |
| NA | GND | U16 |
| NA | GND | T16 |

**Table 29: FG1156 Differential Pin Pair Summary:
XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|--------------------------------|-----------------|
| 311 | 7 | P2 | R8 | 2600 2000 1000 | - |
| 312 | 7 | N1 | R9 | 3200 2600 2000 | - |
| 313 | 7 | R10 | P4 | 3200 2600 1600 1000 | - |
| 314 | 7 | N2 | P8 | 3200 2600 2000 1600 1000 | - |
| 315 | 7 | P7 | P6 | 3200 2600 2000 1600 | - |
| 316 | 7 | N4 | M1 | 2600 2000 1000 | VREF |
| 317 | 7 | N3 | N6 | 3200 1600 1000 | - |
| 318 | 7 | M2 | P9 | 2600 1600 | - |
| 319 | 7 | M3 | N7 | 3200 2600 1600 1000 | - |
| 320 | 7 | M4 | P10 | 2000 1000 | - |
| 321 | 7 | N8 | L1 | 3200 2600 2000 | - |
| 322 | 7 | N9 | L2 | 3200 2600 2000 1600 1000 | - |
| 323 | 7 | K1 | M7 | 2000 1600 1000 | VREF |
| 324 | 7 | L4 | M8 | 3200 1600 1000 | - |
| 325 | 7 | L5 | J1 | 3200 2600 2000 1600 1000 | - |
| 326 | 7 | K3 | J2 | 3200 2600 2000 1600 1000 | VREF |
| 327 | 7 | J3 | L7 | 3200 2600 1600 1000 | - |
| 328 | 7 | H2 | M9 | 3200 2600 1600 | - |
| 329 | 7 | K6 | J4 | 2600 1000 | VREF |
| 330 | 7 | G2 | L8 | 3200 2600 2000 1600 1000 | - |

**Table 29: FG1156 Differential Pin Pair Summary:
XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

| Pair | Bank | P Pin | N Pin | AO | Other Functions |
|------|------|-------|-------|--------------------------------|-----------------|
| 331 | 7 | K7 | H3 | 2000 1600 | - |
| 332 | 7 | J5 | G3 | 3200 2600 2000 1600 1000 | VREF |
| 333 | 7 | H5 | L9 | 2600 2000 1000 | - |
| 334 | 7 | H4 | J6 | 3200 2600 2000 | - |
| 335 | 7 | K8 | G4 | 3200 2600 1600 1000 | - |
| 336 | 7 | F2 | J7 | 3200 2600 2000 1600 1000 | - |
| 337 | 7 | L10 | F3 | 3200 2600 2000 1600 | - |
| 338 | 7 | H6 | E1 | 2600 2000 1000 | VREF |
| 339 | 7 | E2 | G5 | 3200 2600 1600 1000 | - |
| 340 | 7 | D1 | K9 | 2600 1600 | - |
| 341 | 7 | J8 | E3 | 3200 2600 1600 1000 | VREF |
| 342 | 7 | D2 | E4 | 2600 2000 1000 | - |
| 343 | 7 | D3 | F4 | 3200 2600 2000 | - |