

Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	7776
Number of Logic Elements/Cells	34992
Total RAM Bits	589824
Number of I/O	700
Number of Gates	2188742
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	900-BBGA
Supplier Device Package	900-FBGA (31x31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xcv1600e-6fg900c">https://www.e-xfl.com/product-detail/xilinx/xcv1600e-6fg900c</a>

## Dedicated Routing


Some classes of signal require dedicated routing resources to maximize performance. In the Virtex-E architecture, dedicated routing resources are provided for two classes of signal.

- Horizontal routing resources are provided for on-chip 3-state buses. Four partitionable bus lines are provided per CLB row, permitting multiple buses within a row, as shown in [Figure 8](#).
- Two dedicated nets per CLB propagate carry signals vertically to the adjacent CLB. Global Clock Distribution Network
- DLL Location

## Clock Routing

Clock Routing resources distribute clocks and other signals with very high fanout throughout the device. Virtex-E devices include two tiers of clock routing resources referred to as global and local clock routing resources.


- The global routing resources are four dedicated global nets with dedicated input pins that are designed to distribute high-fanout clock signals with minimal skew. Each global clock net can drive all CLB, IOB, and block RAM clock pins. The global nets can be driven only by global buffers. There are four global buffers, one for each global net.
- The local clock routing resources consist of 24 backbone lines, 12 across the top of the chip and 12 across bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These local resources are more flexible than the global resources since they are not restricted to routing only to clock pins.



*Figure 8: BUFT Connections to Dedicated Horizontal Bus Lines*

## Global Clock Distribution

Virtex-E provides high-speed, low-skew clock distribution through the global routing resources described above. A typical clock distribution net is shown in [Figure 9](#).



*Figure 9: Global Clock Distribution Network*

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four global nets that in turn drive any clock pin.

Four dedicated clock pads are provided, one adjacent to each of the global buffers. The input to the global buffer is selected either from these pads or from signals in the general purpose routing.

## Digital Delay-Locked Loops

There are eight DLLs (Delay-Locked Loops) per device, with four located at the top and four at the bottom, [Figure 10](#). The DLLs can be used to eliminate skew between the clock input pad and the internal clock input pins throughout the device. Each DLL can drive two global clock networks. The DLL monitors the input clock and the distributed clock, and automatically adjusts a clock delay element. Additional delay is introduced such that clock edges arrive at internal flip-flops synchronized with clock edges arriving at the input.

In addition to eliminating clock-distribution delay, the DLL provides advanced control of multiple clock domains. The DLL provides four quadrature phases of the source clock, and can double the clock or divide the clock by 1.5, 2, 2.5, 3, 4, 5, 8, or 16.




Figure 15: Serial Configuration Flowchart




Figure 16: Master-Serial Mode Programming Switching Characteristics

At power-up,  $V_{CC}$  must rise from 1.0 V to  $V_{CC}$  Min in less than 50 ms, otherwise delay configuration by pulling PROGRAM Low until  $V_{CC}$  is valid.

### SelectMAP Mode

The SelectMAP mode is the fastest configuration option. Byte-wide data is written into the FPGA with a BUSY flag controlling the flow of data.

An external data source provides a byte stream, CCLK, a Chip Select ( $\overline{CS}$ ) signal and a Write signal ( $\overline{WRITE}$ ). If BUSY is asserted (High) by the FPGA, the data must be held until BUSY goes Low.

Data can also be read using the SelectMAP mode. If  $\overline{WRITE}$  is not asserted, configuration data is read out of the FPGA as part of a readback operation.

After configuration, the pins of the SelectMAP port can be used as additional user I/O. Alternatively, the port can be retained to permit high-speed 8-bit readback.

Retention of the SelectMAP port is selectable on a design-by-design basis when the bitstream is generated. If retention is selected, PROHIBIT constraints are required to prevent the SelectMAP-port pins from being used as user I/O.

Figure 16 shows the timing of master-serial configuration. Master-serial mode is selected by a <000> or <100> on the mode pins (M2, M1, M0). Table 10 shows the timing information for Figure 16.

Multiple Virtex-E FPGAs can be configured using the SelectMAP mode, and be made to start-up simultaneously. To configure multiple devices in this way, wire the individual CCLK, Data,  $\overline{WRITE}$ , and BUSY pins of all the devices in parallel. The individual devices are loaded separately by asserting the  $\overline{CS}$  pin of each device in turn and writing the appropriate data. See Table 11 for SelectMAP Write Timing Characteristics.

### Write

Write operations send packets of configuration data into the FPGA. The sequence of operations for a multi-cycle write operation is shown below. Note that a configuration packet can be split into many such sequences. The packet does not have to complete within one assertion of  $\overline{CS}$ , illustrated in Figure 17.

1. Assert  $\overline{WRITE}$  and  $\overline{CS}$  Low. Note that when  $\overline{CS}$  is asserted on successive CCLKs,  $\overline{WRITE}$  must remain either asserted or de-asserted. Otherwise, an abort is initiated, as described below.
2. Drive data onto D[7:0]. Note that to avoid contention, the data source should not be enabled while  $\overline{CS}$  is Low and  $\overline{WRITE}$  is High. Similarly, while  $\overline{WRITE}$  is High, no more than one  $\overline{CS}$  should be asserted.

### Data Output Bus—DO[A/B]<#:0>

The data out bus reflects the contents of the memory cells referenced by the address bus at the last active clock edge. During a write operation, the data out bus reflects the data in bus. The width of this bus equals the width of the port. The allowed widths appear in [Table 15](#).

### Inverting Control Pins

The four control pins (CLK, EN, WE and RST) for each port have independent inversion control as a configuration option.

### Address Mapping

Each port accesses the same set of 4096 memory cells using an addressing scheme dependent on the width of the port.

The physical RAM location addressed for a particular width are described in the following formula (of interest only when the two ports use different aspect ratios).

$$\text{Start} = ((\text{ADDR}_{\text{port}} + 1) * \text{Width}_{\text{port}}) - 1$$

$$\text{End} = \text{ADDR}_{\text{port}} * \text{Width}_{\text{port}}$$

[Table 16](#) shows low order address mapping for each port width.

**Table 16: Port Address Mapping**

Port Width	Port Addresses																
	4095...	1 5	1 4	1 3	1 2	1 1	1 0	0 9	0 8	0 7	0 6	0 5	0 4	0 3	0 2	0 1	0 0
2	2047...	07	06	05	04	03	02	01	00								
4	1023...		03		02		01										
8	511...			01											00		
16	255...														00		

### Creating Larger RAM Structures

The block SelectRAM+ columns have specialized routing to allow cascading blocks together with minimal routing delays. This achieves wider or deeper RAM structures with a smaller timing penalty than when using normal routing channels.

### Location Constraints

Block SelectRAM+ instances can have LOC properties attached to them to constrain the placement. The block SelectRAM+ placement locations are separate from the CLB location naming convention, allowing the LOC properties to transfer easily from array to array.

The LOC properties use the following form.

$$\text{LOC} = \text{RAMB4\_R}\#\text{C}\#$$

RAMB4\_R0C0 is the upper left RAMB4 location on the device.

### Conflict Resolution

The block SelectRAM+ memory is a true dual-read/write port RAM that allows simultaneous access of the same memory cell from both ports. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window. The following lists specifics of port and memory cell write conflict resolution.

- If both ports write to the same memory cell simultaneously, violating the clock-to-clock setup requirement, consider the data stored as invalid.
- If one port attempts a read of the same memory cell the other simultaneously writes, violating the clock-to-clock setup requirement, the following occurs.
  - The write succeeds
  - The data out on the writing port accurately reflects the data written.
  - The data out on the reading port is invalid.

Conflicts do not cause any physical damage.

### Single Port Timing

[Figure 33](#) shows a timing diagram for a single port of a block SelectRAM+ memory. The block SelectRAM+ AC switching characteristics are specified in the data sheet. The block SelectRAM+ memory is initially disabled.

At the first rising edge of the CLK pin, the ADDR, DI, EN, WE, and RST pins are sampled. The EN pin is High and the WE pin is Low indicating a read operation. The DO bus contains the contents of the memory location, 0x00, as indicated by the ADDR bus.


At the second rising edge of the CLK pin, the ADDR, DI, EN, WR, and RST pins are sampled again. The EN and WE pins are High indicating a write operation. The DO bus mirrors the DI bus. The DI bus is written to the memory location 0x0F.

At the third rising edge of the CLK pin, the ADDR, DI, EN, WR, and RST pins are sampled again. The EN pin is High and the WE pin is Low indicating a read operation. The DO bus contains the contents of the memory location 0x7E as indicated by the ADDR bus.


At the fourth rising edge of the CLK pin, the ADDR, DI, EN, WR, and RST pins are sampled again. The EN pin is Low

## LVDS

Depending on whether the device is transmitting an LVDS signal or receiving an LVDS signal, there are two different circuits used for LVDS termination. A sample circuit illustrating a valid termination technique for transmitting LVDS signals appears in [Figure 54](#). A sample circuit illustrating a valid termination for receiving LVDS signals appears in [Figure 55](#). [Table 38](#) lists DC voltage specifications. Further information on the specific termination resistor packs shown can be found on [Table 40](#).



[Figure 54: Transmitting LVDS Signal Circuit](#)



[Figure 55: Receiving LVDS Signal Circuit](#)

[Table 38: LVDS Voltage Specifications](#)

Parameter	Min	Typ	Max
V <sub>CCO</sub>	2.375	2.5	2.625
V <sub>ICM</sub> <sup>(2)</sup>	0.2	1.25	2.2
V <sub>OCM</sub> <sup>(1)</sup>	1.125	1.25	1.375
V <sub>IDIFF</sub> <sup>(1)</sup>	0.1	0.35	-
V <sub>ODIFF</sub> <sup>(1)</sup>	0.25	0.35	0.45
V <sub>OH</sub> <sup>(1)</sup>	1.25	-	-
V <sub>OL</sub> <sup>(1)</sup>	-	-	1.25

### Notes:

1. Measured with a 100 Ω resistor across Q and  $\bar{Q}$ .
2. Measured with a differential input voltage =  $+/- 350$  mV.

## LVPECL


Depending on whether the device is transmitting or receiving an LVPECL signal, two different circuits are used for LVPECL termination. A sample circuit illustrating a valid termination technique for transmitting LVPECL signals appears in [Figure 56](#). A sample circuit illustrating a valid termination for receiving LVPECL signals appears in [Figure 57](#). [Table 39](#) lists DC voltage specifications. Further information on the specific termination resistor packs shown can be found on [Table 40](#).

[Table 39: LVPECL Voltage Specifications](#)


Parameter	Min	Typ	Max
V <sub>CCO</sub>	3.0	3.3	3.6
V <sub>REF</sub>	-	-	-
V <sub>TT</sub>	-	-	-
V <sub>IH</sub>	1.49	-	2.72
V <sub>IL</sub>	0.86	-	2.125
V <sub>OH</sub>	1.8	-	-
V <sub>OL</sub>	-	-	1.57

### Notes:

1. For more detailed information, see [DS022-3: Virtex-E 1.8V FPGA DC and Switching Characteristics](#), Module 3, LVPECL DC Specifications section.



[Figure 56: Transmitting LVPECL Signal Circuit](#)



[Figure 57: Receiving LVPECL Signal Circuit](#)

## Clock Distribution Switching Characteristics

Description	Symbol	Speed Grade				Units
		Min	-8	-7	-6	
<b>GCLK IOB and Buffer</b>						
Global Clock PAD to output.	T <sub>GPIO</sub>	0.38	0.7	0.7	0.7	ns, max
Global Clock Buffer I input to O output	T <sub>GIO</sub>	0.11	0.20	0.45	0.50	ns, max

## I/O Standard Global Clock Input Adjustments

Description	Symbol <sup>(1)</sup>	Standard	Speed Grade				Units
			Min	-8	-7	-6	
<b>Data Input Delay Adjustments</b>							
Standard-specific global clock input delay adjustments	T <sub>GPLVTTL</sub>	LVTTL	0.0	0.0	0.0	0.0	ns, max
	T <sub>GPLVCMOS2</sub>	LVCMOS2	-0.02	0.0	0.0	0.0	ns, max
	T <sub>GPLVCMOS18</sub>	LVCMOS18	0.12	0.20	0.20	0.20	ns, max
	T <sub>GLVDS</sub>	LVDS	0.23	0.38	0.38	0.38	ns, max
	T <sub>GLVPECL</sub>	LVPECL	0.23	0.38	0.38	0.38	ns, max
	T <sub>GPPCI33_3</sub>	PCI, 33 MHz, 3.3 V	-0.05	0.08	0.08	0.08	ns, max
	T <sub>GPPCI66_3</sub>	PCI, 66 MHz, 3.3 V	-0.05	-0.11	-0.11	-0.11	ns, max
	T <sub>GPGTL</sub>	GTL	0.20	0.37	0.37	0.37	ns, max
	T <sub>GPGTLP</sub>	GTL+	0.20	0.37	0.37	0.37	ns, max
	T <sub>GPHSTL</sub>	HSTL	0.18	0.27	0.27	0.27	ns, max
	T <sub>GPSSTL2</sub>	SSTL2	0.21	0.27	0.27	0.27	ns, max
	T <sub>GPSSTL3</sub>	SSTL3	0.18	0.27	0.27	0.27	ns, max
	T <sub>GPCTT</sub>	CTT	0.22	0.33	0.33	0.33	ns, max
	T <sub>GPAGP</sub>	AGP	0.21	0.27	0.27	0.27	ns, max

**Notes:**

1. Input timing for GPLVTTL is measured at 1.4 V. For other I/O standards, see Table 4.

## CLB Arithmetic Switching Characteristics

Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer.

Description	Symbol	Speed Grade <sup>(1)</sup>			Units	
		Min	-8	-7		
<b>Combinatorial Delays</b>						
F operand inputs to X via XOR	$T_{OPX}$	0.32	0.68	0.8	0.8	ns, max
F operand input to XB output	$T_{OPXB}$	0.35	0.65	0.8	0.9	ns, max
F operand input to Y via XOR	$T_{OPY}$	0.59	1.07	1.4	1.5	ns, max
F operand input to YB output	$T_{OPYB}$	0.48	0.89	1.1	1.3	ns, max
F operand input to COUT output	$T_{OPCYF}$	0.37	0.71	0.9	1.0	ns, max
G operand inputs to Y via XOR	$T_{OPGY}$	0.34	0.72	0.8	0.9	ns, max
G operand input to YB output	$T_{OPGYB}$	0.47	0.78	1.2	1.3	ns, max
G operand input to COUT output	$T_{OPCYG}$	0.36	0.60	0.9	1.0	ns, max
BX initialization input to COUT	$T_{BXCY}$	0.19	0.36	0.51	0.57	ns, max
CIN input to X output via XOR	$T_{CINX}$	0.27	0.50	0.6	0.7	ns, max
CIN input to XB	$T_{CINXB}$	0.02	0.04	0.07	0.08	ns, max
CIN input to Y via XOR	$T_{CINY}$	0.26	0.45	0.7	0.7	ns, max
CIN input to YB	$T_{CINYB}$	0.16	0.28	0.38	0.43	ns, max
CIN input to COUT output	$T_{BYP}$	0.05	0.10	0.14	0.15	ns, max
<b>Multiplier Operation</b>						
F1/2 operand inputs to XB output via AND	$T_{FANDXB}$	0.10	0.30	0.35	0.39	ns, max
F1/2 operand inputs to YB output via AND	$T_{FANDYB}$	0.28	0.56	0.7	0.8	ns, max
F1/2 operand inputs to COUT output via AND	$T_{FANDCY}$	0.17	0.38	0.46	0.51	ns, max
G1/2 operand inputs to YB output via AND	$T_{GANDYB}$	0.20	0.46	0.55	0.7	ns, max
G1/2 operand inputs to COUT output via AND	$T_{GANDCY}$	0.09	0.28	0.30	0.34	ns, max
<b>Setup and Hold Times before/after Clock CLK</b>						
CIN input to FFX	$T_{CCKX}/T_{CKCX}$	0.47 / 0	1.0 / 0	1.2 / 0	1.3 / 0	ns, min
CIN input to FFY	$T_{CCKY}/T_{CKCY}$	0.49 / 0	0.92 / 0	1.2 / 0	1.3 / 0	ns, min

### Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



## Low Voltage Differential Signals

The Virtex-E family incorporates low-voltage signalling (LVDS and LVPECL). Two pins are utilized for these signals to be connected to a Virtex-E device. These are known as differential pin pairs. Each differential pin pair has a Positive (P) and a Negative (N) pin. These pairs are labeled in the following manner.

IO\_L#[P/N]

where

L = LVDS or LVPECL pin

# = Pin Pair Number

P = Positive

N = Negative

I/O pins for differential signals can either be synchronous or asynchronous, input or output. The pin pairs can be used for synchronous input and output signals as well as asynchronous input signals. However, only some of the low-voltage pairs can be used for asynchronous output signals.

Differential signals require the pins of a pair to switch almost simultaneously. If the signals driving the pins are from IOB flip-flops, they are synchronous. If the signals driving the pins are from internal logic, they are asynchronous. **Table 2** defines the names and function of the different types of low-voltage pin pairs in the Virtex-E family.

**Table 2: LVDS Pin Pairs**

Pin Name	Description
IO_L#[P/N]	Represents a general IO or a synchronous input/output differential signal. When used as a differential signal, N means Negative I/O and P means Positive I/O. Example: IO_L22N
IO_L#[P/N]_Y	Represents a general IO or a synchronous input/output differential signal, or a part-dependent asynchronous output differential signal. Example: IO_L22N_Y
IO_L#[P/N]_YY	Represents a general IO or a synchronous input/output differential signal, or an asynchronous output differential signal. Example: O_L22N_YY
IO_LVDS_DLL_L#[P/N]	Represents a general IO or a synchronous input/output differential signal, a differential clock input signal, or a DLL input. When used as a differential clock input, this pin is paired with the adjacent GCK pin. The GCK pin is always the positive input in the differential clock input configuration. Example: IO_LVDS_DLL_L16N

## Virtex-E Package Pinouts

The Virtex-E family of FPGAs is available in 12 popular packages, including chip-scale, plastic and high heat-dissipation quad flat packs, and ball grid and fine-pitch ball grid arrays. Family members have footprint compatibility across devices provided in the same package. The pinout tables in

this section indicate function, pin, and bank information for each package/device combination. Following each pinout table is an additional table summarizing information specific to differential pin pairs for all devices provided in that package.

Table 4: CS144 — XCV50E, XCV100E, XCV200E

Bank	Pin Description	Pin #
4	IO_L15N_YY	M11
4	IO_L15P_YY	L11
4	IO_L16N_YY	K9
4	IO_VREF_L16P_YY	N10 <sup>2</sup>
4	IO_L17N_YY	K8
4	IO_L17P_YY	N9
4	IO_LVDS_DLL_L18P	N8
4	IO_VREF	L8
4	IO_VREF	L10
4	IO_VREF	N11 <sup>1</sup>
<hr/>		
5	GCK1	M7
5	IO	M4
5	IO_LVDS_DLL_L18N	M6
5	IO_L19N_YY	N5
5	IO_L19P_YY	K6
5	IO_VREF_L20N_YY	N4 <sup>2</sup>
5	IO_L20P_YY	K5
5	IO_L21N_YY	M3
5	IO_L21P_YY	N3
5	IO_VREF	K4 <sup>1</sup>
5	IO_VREF	L4
5	IO_VREF	L6
<hr/>		
6	IO	G4
6	IO	J4
6	IO_L25P	H1
6	IO_VREF_L25N	H2
6	IO_L24P_YY	H3
6	IO_L24N_YY	H4
6	IO_L23P	J2
6	IO_VREF_L23N	J3 <sup>2</sup>
6	IO_VREF	K1
6	IO_VREF	K2 <sup>1</sup>
6	IO_L22N_YY	L1
6	IO_L22P_YY	K3

Table 4: CS144 — XCV50E, XCV100E, XCV200E

Bank	Pin Description	Pin #
6	IO_L26N	G1
<hr/>		
7	IO	C2
7	IO	D3
7	IO	F3
7	IO_L26P	F2
7	IO_L27N	F4
7	IO_VREF_L27P	E1
7	IO_L28N_YY	E2
7	IO_L28P_YY	E3
7	IO_L29N	D1
7	IO_VREF_L29P	D2 <sup>2</sup>
7	IO_VREF	C1 <sup>1</sup>
7	IO_VREF	D4
<hr/>		
2	CCLK	B13
3	DONE	M12
NA	M0	M1
NA	M1	L2
NA	M2	N2
NA	PROGRAM	L12
NA	TDI	A11
NA	TCK	C3
2	TDO	A12
NA	TMS	B1
<hr/>		
NA	VCCINT	A9
NA	VCCINT	B6
NA	VCCINT	C5
NA	VCCINT	G3
NA	VCCINT	G12
NA	VCCINT	M5
NA	VCCINT	M9
NA	VCCINT	N6
<hr/>		
0	VCCO	A2

**Table 6: PQ240 — XCV50E, XCV100E, XCV200E, XCV300E, XCV400E**

Pin #	Pin Description	Bank
P173	IO_L16N_Y	2
P171	IO_VREF_L17P_Y	2
P170	IO_L17N_Y	2
P169	IO	2
P168 <sup>1</sup>	IO_VREF_L18P_Y	2
P167	IO_D1_L18N_Y	2
P163	IO_D2_L19P_YY	2
P162	IO_L19N_YY	2
P161	IO	2
P160	IO_L20P_Y	2
P159	IO_L20N_Y	2
P157	IO_VREF_L21P_Y	2
P156	IO_D3_L21N_Y	2
P155	IO_L22P_Y	2
P154 <sup>3</sup>	IO_VREF_L22N_Y	2
P153	IO_L23P_YY	2
P152	IO_L23N_YY	2
P149	IO	3
P147 <sup>3</sup>	IO_VREF	3
P145	IO_D4_L24P_Y	3
P144	IO_VREF_L24N_Y	3
P142	IO_L25P_Y	3
P141	IO_L25N_Y	3
P140	IO	3
P139	IO_L26P_YY	3
P138	IO_D5_L26N_YY	3
P134	IO_D6_L27P_Y	3
P133 <sup>1</sup>	IO_VREF_L27N_Y	3
P132	IO	3
P131	IO_L28P_Y	3
P130	IO_VREF_L28N_Y	3
P128	IO_L29P_Y	3
P127	IO_L29N_Y	3
P126 <sup>2</sup>	IO_VREF_L30P_Y	3

**Table 6: PQ240 — XCV50E, XCV100E, XCV200E, XCV300E, XCV400E**

Pin #	Pin Description	Bank
P125	IO_L30N_Y	3
P124	IO_D7_L31P_YY	3
P123	IO_INIT_L31N_YY	3
P118	IO_L32P_YY	4
P117	IO_L32N_YY	4
P115 <sup>2</sup>	IO_VREF	4
P114	IO_L33P_YY	4
P113	IO_L33N_YY	4
P111	IO_VREF_L34P_YY	4
P110	IO_L34N_YY	4
P109	IO	4
P108 <sup>1</sup>	IO_VREF_L35P_YY	4
P107	IO_L35N_YY	4
P103	IO_L36P_YY	4
P102	IO_L36N_YY	4
P101	IO	4
P100	IO_L37P_Y	4
P99	IO_L37N_Y	4
P97	IO_VREF_L38P_Y	4
P96	IO_L38N_Y	4
P95	IO_L39P_Y	4
P94 <sup>3</sup>	IO_VREF_L39N_Y	4
P93	IO_LVDS_DLL_L40P	4
P92	GCK0	4
P89	GCK1	5
P87	IO_LVDS_DLL_L40N	5
P86 <sup>3</sup>	IO_VREF	5
P84	IO_VREF_L41P_Y	5
P82	IO_L41N_Y	5
P81	IO	5
P80	IO	5
P79	IO_L42P_YY	5
P78	IO_L42N_YY	5

Table 8: HQ240 — XCV600E, XCV1000E

Pin #	Pin Description	Bank
P138	IO_D5_L26N_YY	3
P137	VCCINT	NA
P136	VCCO	3
P135	GND	NA
P134	IO_D6_L27P_Y	3
P133	IO_VREF_L27N_Y	3
P132	IO_VREF	3
P131	IO_L28P_Y	3
P130	IO_VREF_L28N_Y	3
P129	GND	NA
P128	IO_L29P_Y	3
P127	IO_L29N_Y	3
P126	IO_VREF_L30P_Y	3
P125	IO_L30N_Y	3
P124	IO_D7_L31P_YY	3
P123	IO_INIT_L31N_YY	3
P122	PROGRAM	NA
P121	VCCO	3
P120	DONE	3
P119	GND	NA
P118	IO_L32P_YY	4
P117	IO_L32N_YY	4
P116	VCCO	4
P115	IO_VREF	4
P114	IO_L33P_YY	4
P113	IO_L33N_YY	4
P112	GND	NA
P111	IO_VREF_L34P_YY	4
P110	IO_L34N_YY	4
P109	IO_VREF	4
P108	IO_VREF_L35P_YY	4
P107	IO_L35N_YY	4
P106	GND	NA
P105	VCCO	4
P104	VCCINT	NA
P103	IO_L36P_YY	4

Table 8: HQ240 — XCV600E, XCV1000E

Pin #	Pin Description	Bank
P102	IO_L36N_YY	4
P101 <sup>1</sup>	IO_VREF	4
P100	IO_L37P_Y	4
P99	IO_L37N_Y	4
P98	GND	NA
P97	IO_VREF_L38P_Y	4
P96	IO_L38N_Y	4
P95	IO_L39P	4
P94	IO_VREF_L39N	4
P93	IO_LVDS_DLL_L40P	4
P92	GCK0	4
P91	GND	NA
P90	VCCO	4
P89	GCK1	5
P88	VCCINT	NA
P87	IO_LVDS_DLL_L40N	5
P86	IO_VREF	5
P85	VCCO	5
P84	IO_VREF_L41P	5
P83	GND	NA
P82	IO_L41N	5
P81	IO	5
P80 <sup>1</sup>	IO_VREF	5
P79	IO_L42P_YY	5
P78	IO_L42N_YY	5
P77	VCCINT	NA
P76	VCCO	5
P75	GND	NA
P74	IO_L43P_YY	5
P73	IO_VREF_L43N_YY	5
P72	IO_VREF	5
P71	IO_L44P_YY	5
P70	IO_VREF_L44N_YY	5
P69	GND	NA
P68	IO_L45P_YY	5
P67	IO_L45N_YY	5

Table 10: BG352 — XCV100E, XCV200E, XCV300E

Bank	Pin Description	Pin #
0	IO	C15
0	IO	B15 <sup>1</sup>
0	IO_LVDS_DLL_L9N	A15
0	GCK3	D14
1	GCK2	B14
1	IO_LVDS_DLL_L9P	A13
1	IO	B13 <sup>1</sup>
1	IO_L10N	C13
1	IO_L10P	A12
1	IO_L11N_Y	B12
1	IO_VREF_1_L11P_Y	C12
1	IO_L12N_Y	A11
1	IO_L12P_Y	B11
1	IO	B10 <sup>1</sup>
1	IO_L13N	C11
1	IO_L13P	D11
1	IO	A9 <sup>1</sup>
1	IO_L14N YY	B9
1	IO_L14P YY	C10
1	IO_L15N YY	B8
1	IO_VREF_1_L15P YY	C9
1	IO_L16N Y	D9
1	IO_L16P Y	A7
1	IO	B7
1	IO	C8 <sup>1</sup>
1	IO	D8 <sup>1</sup>
1	IO_L17N YY	A6
1	IO_VREF_1_L17P YY	B6
1	IO_L18N YY	C7
1	IO_L18P YY	A4
1	IO	B5 <sup>1</sup>
1	IO_L19N YY	C6
1	IO_VREF_1_L19P YY	D6 <sup>2</sup>

Table 10: BG352 — XCV100E, XCV200E, XCV300E

Bank	Pin Description	Pin #
1	IO	B4
1	IO	C5 <sup>1</sup>
1	IO	A3 <sup>1</sup>
1	IO_WRITE_L20N YY	D5
1	IO_CS_L20P YY	C4
2	IO_DOUT_BUSY_L21P YY	E4
2	IO_DIN_D0_L21N YY	D3
2	IO	C2 <sup>1</sup>
2	IO	E3 <sup>1</sup>
2	IO	F4
2	IO_VREF_2_L22P YY	D2 <sup>2</sup>
2	IO_L22N YY	C1
2	IO	D1 <sup>1</sup>
2	IO_L23P YY	G4
2	IO_L23N YY	F3
2	IO_VREF_2_L24P Y	E2
2	IO_L24N Y	F2
2	IO	G3 <sup>1</sup>
2	IO	G2 <sup>1</sup>
2	IO_L25P	F1
2	IO_L25N	J4
2	IO	H3
2	IO_VREF_2_L26P Y	H2
2	IO_D1_L26N Y	G1
2	IO_D2_L27P YY	J3
2	IO_L27N YY	J2
2	IO	K3 <sup>1</sup>
2	IO_L28P	J1
2	IO_L28N	L4
2	IO	K2 <sup>1</sup>
2	IO_L29P YY	L3
2	IO_L29N YY	L2
2	IO_VREF_2_L30P Y	M4

**Table 13: BG432 Differential Pin Pair Summary**  
**XCV300E, XCV400E, XC600E**

Pair	Bank	P Pin	N Pin	AO	Other Functions
112	6	AB29	AB28	✓	VREF
113	6	AA29	AB31	✓	-
114	6	Y29	Y28	4	-
115	6	Y31	Y30	1	-
116	6	W30	W29	1	-
117	6	V29	V28	✓	VREF
118	6	U29	V30	4	-
119	6	U30	U28	1	VREF
120	7	R29	T31	✓	-
121	7	R31	R30	1	VREF
122	7	P28	P29	4	-
123	7	N30	P30	✓	VREF
124	7	N31	N28	1	-
125	7	M28	M29	1	-
126	7	L30	M30	4	-
127	7	K30	K31	✓	-
128	7	J30	K28	✓	VREF
129	7	J28	J29	1	VREF
130	7	G30	H30	4	-
131	7	F31	H28	✓	VREF
132	7	G28	G29	1	-
133	7	E30	E31	5	-
134	7	F28	F29	1	VREF
135	7	D30	D31	4	-
136	7	E28	E29	3	-

**Notes:**

1. AO in the XCV300E, 600E.
2. AO in the XCV300E.
3. AO in the XCV400E, 600E.
4. AO in the XCV300E, 400E.
5. AO in the XCV600E.

**BG560 Ball Grid Array Packages**

XCV1000E, XCV1600E, and XCV2000E devices in BG560 Ball Grid Array packages have footprint compatibility. Pins labeled I<sub>O</sub>\_VREF can be used as either in all parts unless device-dependent as indicated in the footnotes. If the pin is not used as V<sub>REF</sub> it can be used as general I/O. Immediately following Table 14, see Table 15 for Differential Pair information.

**Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E**

Bank	Pin Description	Pin#	See Note
0	GCK3	A17	
0	IO	A27	
0	IO	B25	
0	IO	C28	
0	IO	C30	
0	IO	D30	
0	IO_L0N	E28	
0	IO_VREF_L0P	D29	3
0	IO_L1N_YY	D28	
0	IO_L1P_YY	A31	
0	IO_VREF_L2N_YY	E27	
0	IO_L2P_YY	C29	
0	IO_L3N_Y	B30	
0	IO_L3P_Y	D27	
0	IO_L4N_YY	E26	
0	IO_L4P_YY	B29	
0	IO_VREF_L5N_YY	D26	
0	IO_L5P_YY	C27	
0	IO_L6N_Y	E25	
0	IO_VREF_L6P_Y	A28	1
0	IO_L7N_Y	D25	
0	IO_L7P_Y	C26	
0	IO_VREF_L8N_Y	E24	4
0	IO_L8P_Y	B26	
0	IO_L9N_Y	C25	
0	IO_L9P_Y	D24	
0	IO_VREF_L10N_YY	E23	
0	IO_L10P_YY	A25	
0	IO_L11N_YY	D23	

**Table 16: FG256 Package — XCV50E, XCV100E, XCV200E, XCV300E**

Bank	Pin Description	Pin #
1	IO_L11N_Y	A10
1	IO_L11P_Y	D10
1	IO_L12N_YY	C10
1	IO_L12P_YY	A11
1	IO_L13N_YY	B11
1	IO_VREF_L13P_YY	E11 <sup>1</sup>
1	IO_L14N_Y	A12
1	IO_L14P_Y	D11
1	IO_L15N_YY	A13
1	IO_VREF_L15P_YY	C11
1	IO_L16N_YY	B12
1	IO_L16P_YY	D12
1	IO_VREF_L17N_Y	A14 <sup>2</sup>
1	IO_L17P_Y	C12
1	IO_WRITE_L18N_YY	C13
1	IO_CS_L18P_YY	B13
2	IO_DOUT_BUSY_L19P_YY	C15
2	IO_DIN_D0_L19N_YY	D14
2	IO_L20P	B16
2	IO_VREF_L20N	E13 <sup>2</sup>
2	IO_L21P_YY	C16
2	IO_L21N_YY	E14
2	IO_VREF_L22P_Y	F13
2	IO_L22N_Y	E15
2	IO_L23P	F12
2	IO_L23N	D16
2	IO_VREF_L24P_Y	F14 <sup>1</sup>
2	IO_D1_L24N_Y	E16
2	IO_D2_L25P_YY	F15
2	IO_L25N_YY	G13
2	IO_L26P	F16
2	IO_L26N	G12
2	IO_L27P_YY	G15
2	IO_L27N_YY	G14

**Table 16: FG256 Package — XCV50E, XCV100E, XCV200E, XCV300E**

Bank	Pin Description	Pin #
2	IO_VREF_L28P_Y	H13
2	IO_D3_L28N_Y	G16
2	IO_L29P	J13
2	IO_L29N	H15
2	IO_L30P_YY	H14
2	IO_L30N_YY	H16
3	IO	J15
3	IO_L31P	K15
3	IO_L31N	J14
3	IO_D4_L32P_Y	J16
3	IO_VREF_L32N_Y	K16
3	IO_L33P_YY	K12
3	IO_L33N_YY	L15
3	IO_L34P	K13
3	IO_L34N	L16
3	IO_L35P_YY	K14
3	IO_D5_L35N_YY	M16
3	IO_D6_L36P_Y	N16
3	IO_VREF_L36N_Y	L13 <sup>1</sup>
3	IO_L37P	P16
3	IO_L37N	L12
3	IO_L38P_Y	M15
3	IO_VREF_L38N_Y	L14
3	IO_L39P_YY	M14
3	IO_L39N_YY	R16
3	IO_VREF_L40P	M13 <sup>2</sup>
3	IO_L40N	T15
3	IO_D7_L41P_YY	N14
3	IO_INIT_L41N_YY	N15
4	GCK0	N8
4	IO	P10
4	IO_L42P_YY	T14
4	IO_L42N_YY	P13

**Table 20: FG676 — XCV400E, XCV600E**

<b>Bank</b>	<b>Pin Description</b>	<b>Pin #</b>
7	IO	D2
7	IO	D3
7	IO	E1
7	IO	G1
7	IO	H2
7	IO	J1 <sup>1</sup>
7	IO	L1 <sup>1</sup>
7	IO	M1 <sup>1</sup>
7	IO	N1 <sup>1</sup>
7	IO_L160N_YY	N5
7	IO_L160P_YY	N8
7	IO_L161N_YY	N6
7	IO_L161P_YY	N3
7	IO_L162N_Y	N4
7	IO_VREF_L162P_Y	M2
7	IO_L163N_Y	N7
7	IO_L163P_Y	M7
7	IO_L164N_YY	M6
7	IO_L164P_YY	M3
7	IO_L165N_YY	M4
7	IO_VREF_L165P_YY	M5
7	IO_L166N_Y	L3
7	IO_L166P_Y	L7
7	IO_L167N_Y	L6
7	IO_L167P_Y	K2
7	IO_L168N_Y	L4
7	IO_L168P_Y	K1
7	IO_L169N_Y	K3
7	IO_L169P_Y	L5
7	IO_L170N_YY	K5
7	IO_L170P_YY	J3
7	IO_L171N_YY	K4
7	IO_L171P_YY	J4
7	IO_L172N_YY	H3
7	IO_VREF_L172P_YY	K6
7	IO_L173N_YY	K7
7	IO_L173P_YY	G3

**Table 20: FG676 — XCV400E, XCV600E**

<b>Bank</b>	<b>Pin Description</b>	<b>Pin #</b>
7	IO_L174N_Y	J5
7	IO_VREF_L174P_Y	H1 <sup>2</sup>
7	IO_L175N_Y	G2
7	IO_L175P_Y	J6
7	IO_L176N_YY	J7
7	IO_L176P_YY	F1
7	IO_L177N_YY	H4
7	IO_VREF_L177P_YY	G4
7	IO_L178N_Y	F3
7	IO_L178P_Y	H5
7	IO_L179N_Y	E2
7	IO_L179P_Y	H6
7	IO_L180N_Y	G5
7	IO_VREF_L180P_Y	F4
7	IO_L181N_Y	H7
7	IO_L181P_Y	G6
7	IO_L182N_YY	E3
7	IO_L182P_YY	E4
2	CCLK	D24
3	DONE	AB21
NA	DXN	AB7
NA	DXP	Y8
NA	M0	AD4
NA	M1	W7
NA	M2	AB6
NA	PROGRAM	AA22
NA	TCK	E6
NA	TDI	D22
2	TDO	C23
NA	TMS	F5
NA	NC	T25
NA	NC	T2
NA	NC	P2
NA	NC	N25
NA	NC	L25

Table 22: FG680-XCV600E, XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
6	IO_VREF_L200N_YY	AH39
6	IO_L200P_YY	AG38
6	IO_L201N_YY	AG36
6	IO_L201P_YY	AG39
6	IO_L202N_Y	AG37
6	IO_L202P_Y	AF39
6	IO_L203N	AF36
6	IO_L203P	AE38
6	IO_L204N	AF37
6	IO_L204P	AF38
6	IO_VREF_L205N_Y	AE39 <sup>1</sup>
6	IO_L205P_Y	AE36
6	IO_L206N_YY	AD38
6	IO_L206P_YY	AE37
6	IO_L207N	AD39
6	IO_L207P	AD36
6	IO_L208N_Y	AC38
6	IO_L208P_Y	AC39
6	IO_VREF_L209N_YY	AD37
6	IO_L209P_YY	AB38
6	IO_L210N_YY	AC35
6	IO_L210P_YY	AB39
6	IO_L211N	AC36
6	IO_L211P	AA38
6	IO_L212N	AC37
6	IO_L212P	AA39
6	IO_VREF_L213N_YY	AB35
6	IO_L213P_YY	Y38
6	IO_L214N_YY	AB36
6	IO_L214P_YY	Y39
6	IO_VREF_L215N	AB37 <sup>2</sup>
6	IO_L215P	AA36
<hr/>		
7	IO	C38
7	IO	B37
7	IO	F37

Table 22: FG680-XCV600E, XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
7	IO_L216N_YY	AA37
7	IO_L216P_YY	W38
7	IO_L217N	W37
7	IO_VREF_L217P	V39 <sup>2</sup>
7	IO_L218N_YY	W36
7	IO_L218P_YY	U39
7	IO_L219N_YY	V38
7	IO_VREF_L219P_YY	U38
7	IO_L220N	V37
7	IO_L220P	T39
7	IO_L221N	V36
7	IO_L221P	T38
7	IO_L222N_YY	V35
7	IO_L222P_YY	R39
7	IO_L223N_YY	U37
7	IO_VREF_L223P_YY	U36
7	IO_L224N_Y	R38
7	IO_L224P_Y	U35
7	IO_L225N	P39
7	IO_L225P	T37
7	IO_L226N_YY	P38
7	IO_L226P_YY	T36
7	IO_L227N_Y	N39
7	IO_VREF_L227P_Y	N38 <sup>1</sup>
7	IO_L228N	R37
7	IO_L228P	M39
7	IO_L229N	R36
7	IO_L229P	M38
7	IO_L230N_Y	P37
7	IO_L230P_Y	L39
7	IO_L231N_YY	P36
7	IO_L231P_YY	N37
7	IO_L232N_YY	L38
7	IO_VREF_L232P_YY	N36
7	IO_L233N	K39
7	IO_L233P	M37

**Table 25: FG860 Differential Pin Pair Summary  
XCV1000E, XCV1600E, XCV2000E**

Pair	Bank	P Pin	N Pin	AO	Other Functions
188	5	AY27	AV28	✓	-
189	5	BA27	AW29	5	-
190	5	BB28	AV29	1	-
191	5	AY28	AW30	1	-
192	5	BA28	AW31	2	-
193	5	BB29	AV31	✓	-
194	5	AY29	AY32	✓	VREF
195	5	AW32	BB30	2	-
196	5	AV32	AY30	2	-
197	5	BA30	AW33	✓	VREF
198	5	BB31	AV33	✓	-
199	5	AY34	BA31	1	VREF
200	5	AW34	BB32	1	-
201	5	BA32	AY35	✓	VREF
202	5	BB33	AW35	✓	-
203	5	AV35	BB34	5	-
204	5	AY36	BA34	5	-
205	5	BB35	AV36	✓	VREF
206	5	BA35	AY37	✓	-
207	5	BB36	BA36	5	-
208	5	AW37	BB37	1	VREF
209	5	BA37	AY38	1	-
210	5	BB38	AY39	2	-
211	6	AV42	AV41	✓	-
212	6	AU41	AW40	3	-
213	6	AU42	AV39	1	-
214	6	AU38	AT41	2	VREF
215	6	AV40	AT42	4	-
216	6	AU39	AR41	2	-
217	6	AU40	AR42	1	VREF
218	6	AP42	AT38	✓	-
219	6	AT39	AN41	2	-
220	6	AM40	AT40	1	-
221	6	AM41	AR38	✓	VREF

**Table 25: FG860 Differential Pin Pair Summary  
XCV1000E, XCV1600E, XCV2000E**

Pair	Bank	P Pin	N Pin	AO	Other Functions
222	6	AR40	AM42	✓	-
223	6	AP38	AL40	5	VREF
224	6	AL42	AP39	2	-
225	6	AK40	AP40	✓	VREF
226	6	AN39	AK41	✓	-
227	6	AN40	AK42	2	-
228	6	AJ41	AM38	✓	VREF
229	6	AM39	AJ42	✓	-
230	6	AH41	AH40	3	-
231	6	AH42	AL38	1	-
232	6	AG41	AL39	2	-
233	6	AG40	AK39	4	-
234	6	AG42	AJ38	2	-
235	6	AJ39	AF42	1	VREF
236	6	AH38	AF41	✓	-
237	6	AH39	AE42	2	-
238	6	AE41	AG38	1	-
239	6	AD42	AG39	✓	VREF
240	6	AF39	AD40	✓	-
241	6	AE38	AD41	5	-
242	6	AC40	AE39	2	-
243	6	AC41	AD38	✓	VREF
244	6	AC38	AB42	✓	-
245	6	AC39	AB40	2	VREF
246	7	AB39	AA41	✓	-
247	7	AA39	Y41	2	VREF
248	7	Y39	Y40	✓	-
249	7	W41	Y38	✓	VREF
250	7	W39	W40	2	-
251	7	V41	W38	5	-
252	7	V40	V39	✓	-
253	7	U39	V42	✓	VREF
254	7	U38	U41	1	-
255	7	T39	U42	2	-

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

Bank	Pin Description	Pin #
4	IO_L154N	AG23
4	IO_L155P_YY	AF22
4	IO_L155N_YY	AE22
4	IO_VREF_L156P_YY	AJ22
4	IO_L156N_YY	AG22
4	IO_L157P	AK24 <sup>4</sup>
4	IO_L157N	AD20 <sup>3</sup>
4	IO_L158P_YY	AA19
4	IO_L158N_YY	AF21
4	IO_L159P	AH22 <sup>4</sup>
4	IO_VREF_L159N	AA18
4	IO_L160P	AG21
4	IO_L160N	AK23
4	IO_L161P_YY	AH21 <sup>4</sup>
4	IO_L161N_YY	AD19 <sup>4</sup>
4	IO_L162P	AE20
4	IO_L162N	AJ21
4	IO_L163P	AG20
4	IO_L163N	AF20
4	IO_L164P	AC18 <sup>4</sup>
4	IO_L164N	AF19 <sup>4</sup>
4	IO_L165P_YY	AJ20
4	IO_L165N_YY	AE19
4	IO_VREF_L166P_YY	AK22 <sup>1</sup>
4	IO_L166N_YY	AH20
4	IO_L167P	AG19
4	IO_L167N	AB17
4	IO_L168P	AJ19
4	IO_L168N	AD17
4	IO_L169P_YY	AA16
4	IO_L169N_YY	AA17
4	IO_VREF_L170P_YY	AK21
4	IO_L170N_YY	AB16
4	IO_L171P	AG18
4	IO_L171N	AK20
4	IO_L172P	AK19
4	IO_L172N	AD16

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

Bank	Pin Description	Pin #
4	IO_L173P_YY	AE16
4	IO_L173N_YY	AE17
4	IO_VREF_L174P_YY	AG17
4	IO_L174N_YY	AJ17
4	IO_L175P	AD15 <sup>4</sup>
4	IO_L175N	AH17 <sup>3</sup>
4	IO_VREF_L176P_YY	AG16 <sup>2</sup>
4	IO_L176N_YY	AK17
4	IO_LVDS_DLL_L177P	AF16
5	GCK1	AK16
5	IO	AA11 <sup>4</sup>
5	IO	AA14 <sup>4</sup>
5	IO	AD14 <sup>4</sup>
5	IO	AE7 <sup>5</sup>
5	IO	AE8 <sup>5</sup>
5	IO	AE10 <sup>4</sup>
5	IO	AF6 <sup>4</sup>
5	IO	AF10 <sup>4</sup>
5	IO	AG9 <sup>4</sup>
5	IO	AG12 <sup>4</sup>
5	IO	AG14 <sup>5</sup>
5	IO	AH8 <sup>4</sup>
5	IO	AK6 <sup>5</sup>
5	IO	AK14 <sup>5</sup>
5	IO	AJ13 <sup>4</sup>
5	IO	AJ15 <sup>4</sup>
5	IO_LVDS_DLL_L177N	AH16
5	IO_L178P_YY	AC15 <sup>4</sup>
5	IO_VREF_L178N_YY	AG15 <sup>2,3</sup>
5	IO_L179P_YY	AB15
5	IO_L179N_YY	AF15
5	IO_L180P_YY	AA15
5	IO_VREF_L180N_YY	AF14
5	IO_L181P_YY	AH15
5	IO_L181N_YY	AK15
5	IO_L182P	AB14

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

Bank	Pin Description	Pin #
6	IO	AC5 <sup>4</sup>
6	IO	AD1 <sup>4</sup>
6	IO	AE5 <sup>5</sup>
6	IO_L212N_YY	AF3
6	IO_L212P_YY	AC6
6	IO_L213N	AH2 <sup>4</sup>
6	IO_L213P	AG2 <sup>3</sup>
6	IO_L214N	AB9
6	IO_L214P	AE4
6	IO_VREF_L215N_YY	AE3 <sup>1</sup>
6	IO_L215P_YY	AH1
6	IO_L216N_Y	AB8 <sup>4</sup>
6	IO_L216P_Y	AD6 <sup>3</sup>
6	IO_L217N_YY	AG1
6	IO_L217P_YY	AA10
6	IO_VREF_L218N	AA9
6	IO_L218P	AD4
6	IO_L219N_YY	AD5
6	IO_L219P_YY	AD2
6	IO_L220N_YY	AD3
6	IO_L220P_YY	AF2
6	IO_L221N	AA8
6	IO_L221P	AA7
6	IO_VREF_L222N_YY	AF1
6	IO_L222P_YY	Y9
6	IO_L223N_YY	AB6
6	IO_L223P_YY	AC4
6	IO_L224N	AE1
6	IO_L224P	W8
6	IO_L225N_YY	Y8
6	IO_L225P_YY	AB4
6	IO_VREF_L226N_YY	AB3
6	IO_L226P_YY	W9
6	IO_L227N_YY	AA5 <sup>4</sup>
6	IO_L227P_YY	W10 <sup>3</sup>
6	IO_L228N_YY	AB1
6	IO_L228P_YY	V10

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

Bank	Pin Description	Pin #
6	IO_L229N_YY	Y7 <sup>4</sup>
6	IO_VREF_L229P_YY	AC1
6	IO_L230N	V11
6	IO_L230P	AA3
6	IO_L231N_YY	AA2 <sup>3</sup>
6	IO_L231P_YY	U10 <sup>4</sup>
6	IO_L232N	W7
6	IO_L232P	AA6
6	IO_L233N_YY	Y6
6	IO_L233P_YY	Y4
6	IO_L234N_Y	AA1 <sup>4</sup>
6	IO_L234P_Y	V7 <sup>4</sup>
6	IO_L235N_YY	Y3
6	IO_L235P_YY	Y2
6	IO_VREF_L236N	Y5 <sup>1</sup>
6	IO_L236P	W5
6	IO_L237N_YY	W4
6	IO_L237P_YY	W6
6	IO_L238N_YY	V6
6	IO_L238P_YY	W2
6	IO_L239N	U9
6	IO_L239P	V4
6	IO_VREF_L240N_YY	AB2
6	IO_L240P_YY	T8
6	IO_L241N_YY	U5
6	IO_L241P_YY	W1
6	IO_L242N	Y1
6	IO_L242P	T9
6	IO_L243N_YY	T7
6	IO_L243P_YY	U3
6	IO_VREF_L244N_YY	T5
6	IO_L244P_YY	V2
6	IO_L245N_YY	R9 <sup>4</sup>
6	IO_L245P_YY	T6 <sup>3</sup>
6	IO_VREF_L246N_YY	T4 <sup>2</sup>
6	IO_L246P_YY	U2
6	IO_L247N	T1

**Table 29: FG1156 Differential Pin Pair Summary:  
XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

Pair	Bank	P Pin	N Pin	AO	Other Functions
153	3	AD31	AF33	3200 2600 2000 1600 1000	VREF
154	3	AC28	AF31	3200 2600 1600 1000	-
155	3	AC27	AF32	3200 2600 1600	-
156	3	AE29	AD28	2600 1000	VREF
157	3	AD30	AG32	3200 2600 2000 1600 1000	-
158	3	AC26	AH33	2000 1600	-
159	3	AD26	AF30	3200 2600 2000 1600 1000	VREF
160	3	AC25	AH32	2600 2000 1000	-
161	3	AE28	AL34	3200 2600 2000	-
162	3	AG30	AD27	3200 2600 1600 1000	-
163	3	AF29	AK34	3200 2600 2000 1600 1000	-
164	3	AD25	AE27	3200 2600 2000 1600	-
165	3	AJ33	AH31	2600 2000 1000	VREF
166	3	AE26	AL33	3200 2600 1600 1000	-
167	3	AF28	AL32	2600 1600	-
168	3	AJ31	AF27	3200 2600 1600 1000	VREF
169	3	AG29	AJ32	2600 2000 1000	-
170	3	AK33	AH30	3200 2600 2000	-
171	3	AK32	AK31	3200 2600 2000 1600 1000	INIT

**Table 29: FG1156 Differential Pin Pair Summary:  
XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

Pair	Bank	P Pin	N Pin	AO	Other Functions
172	4	AP31	AK29	3200 2600 2000 1600 1000	-
173	4	AP30	AN31	3200 1600 1000	-
174	4	AH27	AN30	3200 2000 1000	-
175	4	AM30	AK28	3200 2000 1000	VREF
176	4	AG26	AN29	3200 2600 1000	-
177	4	AF25	AM29	3200 2600 2000 1600 1000	-
178	4	AL29	AL28	3200 2600 2000 1600 1000	VREF
179	4	AE24	AN28	2000 1600	-
180	4	AJ27	AH26	3200 1000	-
181	4	AG25	AK27	3200 1000	-
182	4	AM28	AF24	3200 2600	-
183	4	AJ26	AP27	3200 2600 2000 1600 1000	-
184	4	AK26	AN27	3200 2600 2000 1600 1000	VREF
185	4	AE23	AM27	3200 1600	-
186	4	AL26	AP26	3200 2000 1000	-
187	4	AN26	AJ25	3200 2000 1000	VREF
188	4	AG24	AP25	3200 2600	-
189	4	AF23	AM26	3200 2600 2000 1600 1000	-
190	4	AJ24	AN25	3200 2600 2000 1600 1000	VREF
191	4	AE22	AM25	2600 1600 1000	-