



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	9600
Number of Logic Elements/Cells	43200
Total RAM Bits	655360
Number of I/O	660
Number of Gates	2541952
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	860-BGA Exposed Pad
Supplier Device Package	860-FBGA (42.5x42.5)
Purchase URL	https://www.e-xfl.com/product-detail/xillinx/xcv2000e-8fg860c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Virtex-E Ordering Information




Figure 1: Ordering Information

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
12/7/99	1.0	Initial Xilinx release.
1/10/00	1.1	Re-released with spd.txt v. 1.18, FG860/900/1156 package information, and additional DLL, Select RAM and SelectI/O information.
1/28/00	1.2	Added Delay Measurement Methodology table, updated SelectI/O section, Figures 30, 54, & 55, text explaining Table 5, T _{BYP} values, buffered Hex Line info, p. 8, I/O Timing Measurement notes, notes for Tables 15, 16, and corrected F1156 pinout table footnote references.
2/29/00	1.3	Updated pinout tables, V _{CC} page 20, and corrected Figure 20.
5/23/00	1.4	Correction to table on p. 22.
7/10/00	1.5	 Numerous minor edits. Data sheet upgraded to Preliminary. Preview -8 numbers added to Virtex-E Electrical Characteristics tables.
8/1/00	1.6	 Reformatted entire document to follow new style guidelines. Changed speed grade values in tables on pages 35-37.
9/20/00	1.7	 Min values added to Virtex-E Electrical Characteristics tables. XCV2600E and XCV3200E numbers added to Virtex-E Electrical Characteristics tables (Module 3). Corrected user I/O count for XCV100E device in Table 1 (Module 1). Changed several pins to "No Connect in the XCV100E" and removed duplicate V_{CCINT} pins in Table ~ (Module 4). Changed pin J10 to "No connect in XCV600E" in Table 74 (Module 4). Changed pin J30 to "VREF option only in the XCV600E" in Table 74 (Module 4). Corrected pair 18 in Table 75 (Module 4) to be "AO in the XCV1000E, XCV1600E".

Table 1: Supported I/O Standards

I/O	Output	Input	Input	Board Termination
Standard	v _{cco}	v_{cco}	V _{REF}	Voltage (V _{TT})
LVTTL	3.3	3.3	N/A	N/A
LVCMOS2	2.5	2.5	N/A	N/A
LVCMOS18	1.8	1.8	N/A	N/A
SSTL3 & II	3.3	N/A	1.50	1.50
SSTL2 & II	2.5	N/A	1.25	1.25
GTL	N/A	N/A	0.80	1.20
GTL+	N/A	N/A	1.0	1.50
HSTL I	1.5	N/A	0.75	0.75
HSTL III & IV	1.5	N/A	0.90	1.50
CTT	3.3	N/A	1.50	1.50
AGP-2X	3.3	N/A	1.32	N/A
PCl33_3	3.3	3.3	N/A	N/A
PCI66_3	3.3	3.3	N/A	N/A
BLVDS & LVDS	2.5	N/A	N/A	N/A
LVPECL	3.3	N/A	N/A	N/A

In addition to the CLK and CE control signals, the three flip-flops share a Set/Reset (SR). For each flip-flop, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

The output buffer and all of the IOB control signals have independent polarity controls.

All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. After configuration, clamping diodes are connected to V_{CCO} with the exception of LVCMOS18, LVCMOS25, GTL, GTL+, LVDS, and LVPECL.

Optional pull-up, pull-down and weak-keeper circuits are attached to each pad. Prior to configuration all outputs not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but I/Os can optionally be pulled up.

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins are in a high-impedance state. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration.

All Virtex-E IOBs support IEEE 1149.1-compatible Boundary Scan testing.

Input Path

The Virtex-E IOB input path routes the input signal directly to internal logic and/ or through an optional input flip-flop.

An optional delay element at the D-input of this flip-flop eliminates pad-to-pad hold time. The delay is matched to the internal clock-distribution delay of the FPGA, and when used, assures that the pad-to-pad hold time is zero.

Each input buffer can be configured to conform to any of the low-voltage signalling standards supported. In some of these standards the input buffer utilizes a user-supplied threshold voltage, V_{REF} The need to supply V_{REF} imposes constraints on which standards can be used in close proximity to each other. See **I/O Banking**.

There are optional pull-up and pull-down resistors at each user I/O input for use after configuration. Their value is in the range $50-100~k\Omega$.

Output Path

The output path includes a 3-state output buffer that drives the output signal onto the pad. The output signal can be routed to the buffer directly from the internal logic or through an optional IOB output flip-flop.

The 3-state control of the output can also be routed directly from the internal logic or through a flip-flip that provides synchronous enable and disable.

Each output driver can be individually programmed for a wide range of low-voltage signalling standards. Each output buffer can source up to 24 mA and sink up to 48 mA. Drive strength and slew rate controls minimize bus transients.

In most signalling standards, the output High voltage depends on an externally supplied V_{CCO} voltage. The need to supply V_{CCO} imposes constraints on which standards can be used in close proximity to each other. See <code>I/O Banking</code>.

An optional weak-keeper circuit is connected to each output. When selected, the circuit monitors the voltage on the pad and weakly drives the pin High or Low to match the input signal. If the pin is connected to a multiple-source signal, the weak keeper holds the signal in its last state if all drivers are disabled. Maintaining a valid logic level in this way eliminates bus chatter.

Since the weak-keeper circuit uses the IOB input buffer to monitor the input level, an appropriate V_{REF} voltage must be provided if the signalling standard requires one. The provision of this voltage must comply with the I/O banking rules.

I/O Banking

Some of the I/O standards described above require V_{CCO} and/or V_{REF} voltages. These voltages are externally supplied and connected to device pins that serve groups of IOBs, called banks. Consequently, restrictions exist about which I/O standards can be combined within a given bank.



forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals can be configured to operate asynchronously. All of the control signals are independently invertible, and are shared by the two flip-flops within the slice.

Additional Logic

The F5 multiplexer in each slice combines the function generator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 multiplexer, or selected functions of up to nine inputs.

Similarly, the F6 multiplexer combines the outputs of all four function generators in the CLB by selecting one of the F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected functions of up to 19 inputs.

Each CLB has four direct feedthrough paths, two per slice. These paths provide extra data input lines or additional local routing that does not consume logic resources.

Arithmetic Logic

Dedicated carry logic provides fast arithmetic carry capability for high-speed arithmetic functions. The Virtex-E CLB supports two separate carry chains, one per Slice. The height of the carry chains is two bits per CLB.

The arithmetic logic includes an XOR gate that allows a 2-bit full adder to be implemented within a slice. In addition, a dedicated AND gate improves the efficiency of multiplier implementation. The dedicated carry path can also be used to cascade function generators for implementing wide logic functions.

BUFTs

Each Virtex-E CLB contains two 3-state drivers (BUFTs) that can drive on-chip buses. See **Dedicated Routing**. Each Virtex-E BUFT has an independent 3-state control pin and an independent input pin.

Block SelectRAM

Virtex-E FPGAs incorporate large block SelectRAM memories. These complement the Distributed SelectRAM memories that provide shallow RAM structures implemented in CLBs.

Block SelectRAM memory blocks are organized in columns, starting at the left (column 0) and right outside edges and inserted every 12 CLB columns (see notes for smaller devices). Each memory block is four CLBs high, and each memory column extends the full height of the chip, immediately adjacent (to the right, except for column 0) of the CLB column locations indicated in Table 3.

Table 3: CLB/Block RAM Column Locations

XCV Device /Col.	0	12	24	36	48	60	72	84	96	108	120	138	156
50E	50E Columns 0, 6, 18, & 24												
100E				Со	lumr	ns 0,	12,	18, &	30				
200E				Со	lumr	ns 0,	12, 3	30, &	42				
300E		V		√	√								
400E		V			√	√							
600E		V	√		√	√	√						
1000E		1	√				V	√	√				
1600E		V	V	√			V	V	√	√			
2000E		V	√	√				√	√	√	V		
2600E		1	√	√					√	√	√	√	
3200E	1	1	V	√						√	√	√	√

Table 4 shows the amount of block SelectRAM memory that is available in each Virtex-E device.

Table 4: Virtex-E Block SelectRAM Amounts

Virtex-E Device	# of Blocks	Block SelectRAM Bits
XCV50E	16	65,536
XCV100E	20	81,920
XCV200E	28	114,688
XCV300E	32	131,072
XCV400E	40	163,840
XCV600E	72	294,912
XCV1000E	96	393,216
XCV1600E	144	589,824
XCV2000E	160	655,360
XCV2600E	184	753,664
XCV3200E	208	851,968

As illustrated in Figure 6, each block SelectRAM cell is a fully synchronous dual-ported (True Dual Port) 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.




Figure 11: Virtex-E Family Boundary Scan Logic

Instruction Set

The Virtex-E series Boundary Scan instruction set also includes instructions to configure the device and read back configuration data (CFG_IN, CFG_OUT, and JSTART). The complete instruction set is coded as shown in Table 6.

Table 6: Boundary Scan Instructions

Boundary Scan Command	Binary Code(4:0)	Description
EXTEST	00000	Enables Boundary Scan EXTEST operation
SAMPLE/ PRELOAD	00001	Enables Boundary Scan SAMPLE/PRELOAD operation
USER1	00010	Access user-defined register 1
USER2	00011	Access user-defined register 2
CFG_OUT	00100	Access the configuration bus for read operations.

Table 6: Boundary Scan Instructions (Continued)

Boundary Scan Command	Binary Code(4:0)	Description
CFG_IN	00101	Access the configuration bus for write operations.
INTEST	00111	Enables Boundary Scan INTEST operation
USERCODE	01000	Enables shifting out USER code
IDCODE	01001	Enables shifting out of ID Code
HIGHZ	01010	3-states output pins while enabling the Bypass Register
JSTART	01100	Clock the start-up sequence when StartupClk is TCK
BYPASS	11111	Enables BYPASS
RESERVED	All other codes	Xilinx reserved instructions



the internal storage elements to begin changing state in response to the logic and the user clock.

The relative timing of these events can be changed. In addition, the GTS, GSR, and GWE events can be made depen-

Readback

The configuration data stored in the Virtex-E configuration memory can be readback for verification. Along with the configuration data it is possible to readback the contents all flip-flops/latches, LUT RAMs, and block RAMs. This capa-

dent on the DONE pins of multiple devices all going High, forcing the devices to start synchronously. The sequence can also be paused at any stage until lock has been achieved on any or all DLLs.

bility is used for real-time debugging. For more detailed information, see application note XAPP138 "Virtex FPGA Series Configuration and Readback".

Design Considerations

This section contains more detailed design information on the following features.

- Delay-Locked Loop . . . see page 19
- BlockRAM . . . see page 24
- SelectI/O . . . see page 31

Using DLLs

The Virtex-E FPGA series provides up to eight fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits which provide zero propagation delay, low clock skew between output clock signals distributed throughout the device, and advanced clock domain control. These dedicated DLLs can be used to implement several circuits which improve and simplify system level design.

Introduction

As FPGAs grow in size, quality on-chip clock distribution becomes increasingly important. Clock skew and clock delay impact device performance and the task of managing clock skew and clock delay with conventional clock trees becomes more difficult in large devices. The Virtex-E series of devices resolve this potential problem by providing up to eight fully digital dedicated on-chip DLL circuits, which provide zero propagation delay and low clock skew between output clock signals distributed throughout the device.

Each DLL can drive up to two global clock routing networks within the device. The global clock distribution network minimizes clock skews due to loading differences. By monitoring a sample of the DLL output clock, the DLL can compensate for the delay on the routing network, effectively eliminating the delay from the external input port to the individual clock loads within the device.

In addition to providing zero delay with respect to a user source clock, the DLL can provide multiple phases of the source clock. The DLL can also act as a clock doubler or it can divide the user source clock by up to 16.

Clock multiplication gives the designer a number of design alternatives. For instance, a 50 MHz source clock doubled by the DLL can drive an FPGA design operating at 100 MHz. This technique can simplify board design because the clock path on the board no longer distributes such a

high-speed signal. A multiplied clock also provides designers the option of time-domain-multiplexing, using one circuit twice per clock cycle, consuming less area than two copies of the same circuit. Two DLLs in can be connected in series to increase the effective clock multiplication factor to four.

The DLL can also act as a clock mirror. By driving the DLL output off-chip and then back in again, the DLL can be used to deskew a board level clock between multiple devices.

In order to guarantee the system clock establishes prior to the device "waking up," the DLL can delay the completion of the device configuration process until after the DLL achieves lock.

By taking advantage of the DLL to remove on-chip clock delay, the designer can greatly simplify and improve system level design involving high-fanout, high-performance clocks.

Library DLL Symbols

Figure 21 shows the simplified Xilinx library DLL macro symbol, BUFGDLL. This macro delivers a quick and efficient way to provide a system clock with zero propagation delay throughout the device. Figure 22 and Figure 23 show the two library DLL primitives. These symbols provide access to the complete set of DLL features when implementing more complex applications.




Figure 21: Simplified DLL Macro Symbol BUFGDLL



IOB Flip-Flop/Latch Property

The Virtex-E series I/O Block (IOB) includes an optional register on the input path, an optional register on the output path, and an optional register on the 3-state control pin. The design implementation software automatically takes advantage of these registers when the following option for the Map program is specified.

map -pr b <filename>

Alternatively, the IOB = TRUE property can be placed on a register to force the mapper to place the register in an IOB.

Location Constraints

Specify the location of each SelectI/O symbol with the location constraint LOC attached to the SelectI/O symbol. The external port identifier indicates the value of the location constrain. The format of the port identifier depends on the package chosen for the specific design.

The LOC properties use the following form:

LOC=A42

LOC=P37

Output Slew Rate Property

As mentioned above, a variety of symbol names provide the option of choosing the desired slew rate for the output buffers. In the case of the LVTTL output buffers (OBUF, OBUFT, and IOBUF), slew rate control can be alternatively programed with the SLEW= property. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals. The SLEW= property has one of the two following values.

SLEW=SLOW

SLEW=FAST

Output Drive Strength Property

The desired output drive strength can be additionally specified by choosing the appropriate library symbol. The Xilinx library also provides an alternative method for specifying this feature. For the LVTTL output buffers (OBUF, OBUFT, and IOBUF, the desired drive strength can be specified with the DRIVE= property. This property could have one of the following seven values.

DRIVE=2

DRIVE=4

DRIVE=6

DRIVE=8

DRIVE=12 (Default)

DRIVE=16

DRIVE=24

Design Considerations

Reference Voltage (V_{REF}) Pins

Low-voltage I/O standards with a differential amplifier input buffer require an input reference voltage (V_{REF}). Provide the V_{RFF} as an external signal to the device.

The voltage reference signal is "banked" within the device on a half-edge basis such that for all packages there are eight independent V_{REF} banks internally. See Figure 38 for a representation of the Virtex-E I/O banks. Within each bank approximately one of every six I/O pins is automatically configured as a V_{REF} input. After placing a differential amplifier input signal within a given V_{REF} bank, the same external source must drive all I/O pins configured as a V_{REF} input.

Within each V_{REF} bank, any input buffers that require a V_{REF} signal must be of the same type. Output buffers of any type and input buffers can be placed without requiring a reference voltage within the same V_{REF} bank.

Output Drive Source Voltage (V_{CCO}) Pins

Many of the low voltage I/O standards supported by SelectI/O devices require a different output drive source voltage ($V_{\rm CCO}$). As a result each device can often have to support multiple output drive source voltages.

The Virtex-E series supports eight banks for the HQ and PQ packages. The CS package supports four V_{CCO} banks.

Output buffers within a given V_{CCO} bank must share the same output drive source voltage. Input buffers for LVTTL, LVCMOS2, LVCMOS18, PCI33_3, and PCI 66_3 use the V_{CCO} voltage for Input V_{CCO} voltage.

Transmission Line Effects

The delay of an electrical signal along a wire is dominated by the rise and fall times when the signal travels a short distance. Transmission line delays vary with inductance and capacitance, but a well-designed board can experience delays of approximately 180 ps per inch.

Transmission line effects, or reflections, typically start at 1.5" for fast (1.5 ns) rise and fall times. Poor (or non-existent) termination or changes in the transmission line impedance cause these reflections and can cause additional delay in longer traces. As system speeds continue to increase, the effect of I/O delays can become a limiting factor and therefore transmission line termination becomes increasingly more important.

Termination Techniques

A variety of termination techniques reduce the impact of transmission line effects.

The following are output termination techniques:

- None
- Series
- Parallel (Shunt)
- Series and Parallel (Series-Shunt)



Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal power supply voltage of the device¹ from 0V. The fastest ramp rate is 0V to nominal voltage in 2 ms, and the slowest allowed ramp rate is 0V to nominal voltage in 50 ms. For more details on power supply requirements, see XAPP158 on www.xilinx.com.

Product (Commercial Grade)	Description ⁽²⁾	Current Requirement ⁽³⁾
XCV50E - XCV600E	Minimum required current supply	500 mA
XCV812E - XCV2000E	Minimum required current supply	1 A
XCV2600E - XCV3200E	Minimum required current supply	1.2 A
Virtex-E Family, Industrial Grade	Minimum required current supply	2 A

Notes:

- Ramp rate used for this specification is from 0 1.8 V DC. Peak current occurs on or near the internal power-on reset threshold and lasts for less than 3 ms.
- 2. Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
- 3. Larger currents might result if ramp rates are forced to be faster.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Input/Output V _{IL}		VI	Н	V _{OL}	V _{OH}	I _{OL}	I _{OH}	
Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVTTL ⁽¹⁾	- 0.5	0.8	2.0	3.6	0.4	2.4	24	– 24
LVCMOS2	- 0.5	0.7	1.7	2.7	0.4	1.9	12	- 12
LVCMOS18	- 0.5	35% V _{CCO}	65% V _{CCO}	1.95	0.4	V _{CCO} - 0.4	8	- 8
PCI, 3.3 V	- 0.5	30% V _{CCO}	50% V _{CCO}	V _{CCO} + 0.5	10% V _{CCO}	90% V _{CCO}	Note 2	Note 2
GTL	- 0.5	V _{REF} - 0.05	V _{REF} + 0.05	3.6	0.4	n/a	40	n/a
GTL+	- 0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.6	n/a	36	n/a
HSTL I ⁽³⁾	- 0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	8	-8
HSTL III	- 0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	24	-8
HSTL IV	- 0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	48	-8
SSTL3 I	- 0.5	V _{REF} – 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.6	V _{REF} + 0.6	8	-8
SSTL3 II	- 0.5	V _{REF} – 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.8	V _{REF} + 0.8	16	-16
SSTL2 I	- 0.5	V _{REF} – 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.61	V _{REF} + 0.61	7.6	-7.6
SSTL2 II	- 0.5	V _{REF} – 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.80	V _{REF} + 0.80	15.2	-15.2



Table 2: IOB Input Switching Characteristics (Continued)

				Speed C	arade ⁽¹⁾		
Description ⁽²⁾	Symbol	Device	Min	-8	-7	-6	Units
Sequential Delays							
Clock CLK							
Minimum Pulse Width, High	T _{CH}	All	0.56	1.2	1.3	1.4	ns, min
Minimum Pulse Width, Low	T _{CL}		0.56	1.2	1.3	1.4	ns, min
Clock CLK to output IQ	T _{IOCKIQ}		0.18	0.4	0.7	0.7	ns, max
Setup and Hold Times with respect Register	ct to Clock at I	OB Input					
Pad, no delay	T _{IOPICK} / T _{IOICKP}	All	0.69 / 0	1.3 / 0	1.4 / 0	1.5 / 0	ns, min
Pad, with delay	T _{IOPICKD} /	XCV50E	1.25 / 0	2.8 / 0	2.9 / 0	2.9 / 0	ns, min
	T _{IOICKPD}	XCV100E	1.25 / 0	2.8 / 0	2.9 / 0	2.9 / 0	ns, min
		XCV200E	1.33 / 0	3.0 / 0	3.1 / 0	3.1 / 0	ns, min
		XCV300E	1.33 / 0	3.0 / 0	3.1 / 0	3.1 / 0	ns, min
		XCV400E	1.37 / 0	3.1 / 0	3.2 / 0	3.2 / 0	ns, min
		XCV600E	1.49 / 0	3.4 / 0	3.5 / 0	3.5 / 0	ns, min
		XCV1000E	1.49 / 0	3.4 / 0	3.5 / 0	3.5 / 0	ns, min
		XCV1600E	1.53 / 0	3.5 / 0	3.6 / 0	3.6 / 0	ns, min
		XCV2000E	1.53 / 0	3.5 / 0	3.6 / 0	3.6 / 0	ns, min
		XCV2600E	1.53 / 0	3.5 / 0	3.6 / 0	3.6 / 0	ns, min
		XCV3200E	1.53 / 0	3.5 / 0	3.6 / 0	3.6 / 0	ns, min
ICE input	T _{IOICECK} / T _{IOCKICE}	All	0.28 / 0.0	0.55 / 0.01	0.7 / 0.01	0.7 / 0.01	ns, min
SR input (IFF, synchronous)	T _{IOSRCKI}	All	0.38	0.8	0.9	1.0	ns, min
Set/Reset Delays							
SR input to IQ (asynchronous)	T _{IOSRIQ}	All	0.54	1.1	1.2	1.4	ns, max
GSR to output IQ	T _{GSRQ}	All	3.88	7.6	8.5	9.7	ns, max

Notes:

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

^{2.} Input timing i for LVTTL is measured at 1.4 V. For other I/O standards, see Table 4.



IOB Output Switching Characteristics Standard Adjustments

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown.

				Speed	Grade		
Description	Symbol	Standard	Min	-8	-7	-6	Units
Output Delay Adjustments						'	
Standard-specific adjustments for output delays terminating at pads (based on standard capacitive load, Csl)	T _{OLVTTL_S2}	LVTTL, Slow, 2 mA	4.2	+14.7	+14.7	+14.7	ns
	T _{OLVTTL_S4}	4 mA	2.5	+7.5	+7.5	+7.5	ns
	T _{OLVTTL_S6}	6 mA	1.8	+4.8	+4.8	+4.8	ns
	T _{OLVTTL_S8}	8 mA	1.2	+3.0	+3.0	+3.0	ns
	T _{OLVTTL_S12}	12 mA	1.0	+1.9	+1.9	+1.9	ns
	T _{OLVTTL_S16}	16 mA	0.9	+1.7	+1.7	+1.7	ns
	T _{OLVTTL_S24}	24 mA	0.8	+1.3	+1.3	+1.3	ns
	T _{OLVTTL_F2}	LVTTL, Fast, 2 mA	1.9	+13.1	+13.1	+13.1	ns
	T _{OLVTTL_F4}	4 mA	0.7	+5.3	+5.3	+5.3	ns
	T _{OLVTTL_F6}	6 mA	0.20	+3.1	+3.1	+3.1	ns
	T _{OLVTTL_F8}	8 mA	0.10	+1.0	+1.0	+1.0	ns
	T _{OLVTTL_F12}	12 mA	0.0	0.0	0.0	0.0	ns
	T _{OLVTTL_F16}	16 mA	-0.10	-0.05	-0.05	-0.05	ns
	T _{OLVTTL_F24}	24 mA	-0.10	-0.20	-0.20	-0.20	ns
	T _{OLVCMOS_2}	LVCMOS2	0.10	+0.09	+0.09	+0.09	ns
	T _{OLVCMOS_18}	LVCMOS18	0.10	+0.7	+0.7	+0.7	ns
	T _{OLVDS}	LVDS	-0.39	-1.2	-1.2	-1.2	ns
	T _{OLVPECL}	LVPECL	-0.20	-0.41	-0.41	-0.41	ns
	T _{OPCl33_3}	PCI, 33 MHz, 3.3 V	0.50	+2.3	+2.3	+2.3	ns
	T _{OPCl66_3}	PCI, 66 MHz, 3.3 V	0.10	-0.41	-0.41	-0.41	ns
	T _{OGTL}	GTL	0.6	+0.49	+0.49	+0.49	ns
	T _{OGTLP}	GTL+	0.7	+0.8	+0.8	+0.8	ns
	T _{OHSTL_I}	HSTL I	0.10	-0.51	-0.51	-0.51	ns
	T _{OHSTL_III}	HSTL III	-0.10	-0.91	-0.91	-0.91	ns
	T _{OHSTL_IV}	HSTL IV	-0.20	-1.01	-1.01	-1.01	ns
	T _{OSSTL2_I}	SSTL2 I	-0.10	-0.51	-0.51	-0.51	ns
	T _{OSSTL2_II}	SSTL2 II	-0.20	-0.91	-0.91	-0.91	ns
	T _{OSSTL3_I}	SSTL3 I	-0.20	-0.51	-0.51	-0.51	ns
	T _{OSSTL3_II}	SSTL3 II	-0.30	-1.01	-1.01	-1.01	ns
	T _{OCTT}	CTT	0.0	-0.61	-0.61	-0.61	ns
	T _{OAGP}	AGP	-0.1	-0.91	-0.91	-0.91	ns



Block RAM Switching Characteristics

			Speed G	irade ⁽¹⁾		
Description	Symbol	Min	-8	-7	-6	Units
Sequential Delays						
Clock CLK to DOUT output	T _{BCKO}	0.63	2.46	3.1	3.5	ns, max
Setup and Hold Times before Clock CLK						
ADDR inputs	T _{BACK} /T _{BCKA}	0.42 / 0	0.9 / 0	1.0 / 0	1.1 / 0	ns, min
DIN inputs	T _{BDCK} /T _{BCKD}	0.42 / 0	0.9 / 0	1.0 / 0	1.1 / 0	ns, min
EN input	T _{BECK} /T _{BCKE}	0.97 / 0	2.0 / 0	2.2 / 0	2.5 / 0	ns, min
RST input	T _{BRCK} /T _{BCKR}	0.9 / 0	1.8 / 0	2.1 / 0	2.3 / 0	ns, min
WEN input	T _{BWCK} /T _{BCKW}	0.86 / 0	1.7 / 0	2.0 / 0	2.2 / 0	ns, min
Clock CLK						
Minimum Pulse Width, High	T _{BPWH}	0.6	1.2	1.35	1.5	ns, min
Minimum Pulse Width, Low	T _{BPWL}	0.6	1.2	1.35	1.5	ns, min
CLKA -> CLKB setup time for different ports	T _{BCCS}	1.2	2.4	2.7	3.0	ns, min

Notes:

TBUF Switching Characteristics

Description	Symbol	Min	-8	-7	-6	Units
Combinatorial Delays						
IN input to OUT output	T _{IO}	0.0	0.0	0.0	0.0	ns, max
TRI input to OUT output high-impedance	T _{OFF}	0.05	0.092	0.10	0.11	ns, max
TRI input to valid data on OUT output	T _{ON}	0.05	0.092	0.10	0.11	ns, max

JTAG Test Access Port Switching Characteristics

Description	Symbol	Value	Units
TMS and TDI Setup times before TCK	T _{TAPTK}	4.0	ns, min
TMS and TDI Hold times after TCK	T _{TCKTAP}	2.0	ns, min
Output delay from clock TCK to output TDO	T _{TCKTDO}	11.0	ns, max
Maximum TCK clock frequency	F _{TCK}	33	MHz, max

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.




DLL Timing Parameters

All devices are 100 percent functionally tested. Because of the difficulty in directly measuring many internal timing parameters, those parameters are derived from benchmark timing patterns. The following guidelines reflect worst-case values across the recommended operating conditions.

			Speed Grade						
			-	-8	-7		-6		
Description	Symbol	F _{CLKIN}	Min	Max	Min	Max	Min	Max	Units
Input Clock Frequency (CLKDLLHF)	FCLKINHF		60	350	60	320	60	275	MHz
Input Clock Frequency (CLKDLL)	FCLKINLF		25	160	25	160	25	135	MHz
Input Clock Low/High Pulse Width	T _{DLLPW}	≥2□5 MHz	5.0		5.0		5.0		ns
		≥□50 MHz	3.0		3.0		3.0		ns
		≥100 MHz	2.4		2.4		2.4		ns
		≥□150 MHz	2.0		2.0		2.0		ns
		≥□200 MHz	1.8		1.8		1.8		ns
		≥□250 MHz	1.5		1.5		1.5		ns
		≥□300 MHz	1.3		1.3		NA		ns

Period Tolerance: the allowed input clock period change in nanoseconds.



Output Jitter: the difference between an ideal Phase reference clock edge and the actual design.

Phase Offset and Maximum Phase Difference




Figure 4: DLL Timing Waveforms



Revision History

The following table shows the revision history for this document.

Date	Version	Revision
12/7/99	1.0	Initial Xilinx release.
1/10/00	1.1	Re-released with spd.txt v. 1.18, FG860/900/1156 package information, and additional DLL, Select RAM and SelectI/O information.
1/28/00	1.2	Added Delay Measurement Methodology table, updated SelectI/O section, Figures 30, 54, & 55, text explaining Table 5, T _{BYP} values, buffered Hex Line info, p. 8, I/O Timing Measurement notes, notes for Tables 15, 16, and corrected F1156 pinout table footnote references.
2/29/00	1.3	Updated pinout tables, V _{CC} page 20, and corrected Figure 20.
5/23/00	1.4	Correction to table on p. 22.
7/10/00	1.5	 Numerous minor edits. Data sheet upgraded to Preliminary. Preview -8 numbers added to Virtex-E Electrical Characteristics tables.
8/1/00	1.6	Reformatted entire document to follow new style guidelines.Changed speed grade values in tables on pages 35-37.
9/20/00	1.7	 Min values added to Virtex-E Electrical Characteristics tables. XCV2600E and XCV3200E numbers added to Virtex-E Electrical Characteristics tables (Module 3). Corrected user I/O count for XCV100E device in Table 1 (Module 1). Changed several pins to "No Connect in the XCV100E" and removed duplicate V_{CCINT} pins in Table ~ (Module 4). Changed pin J10 to "No connect in XCV600E" in Table 74 (Module 4). Changed pin J30 to "VREF option only in the XCV600E" in Table 74 (Module 4). Corrected pair 18 in Table 75 (Module 4) to be "AO in the XCV1000E, XCV1600E".
11/20/00	1.8	 Upgraded speed grade -8 numbers in Virtex-E Electrical Characteristics tables to Preliminary. Updated minimums in Table 13 and added notes to Table 14. Added to note 2 to Absolute Maximum Ratings. Changed speed grade -8 numbers for T_{SHCKO32}, T_{REG}, T_{BCCS}, and T_{ICKOF} Changed all minimum hold times to -0.4 under Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Revised maximum T_{DLLPW} in -6 speed grade for DLL Timing Parameters. Changed GCLK0 to BA22 for FG860 package in Table 46.
2/12/01	1.9	 Revised footnote for Table 14. Added numbers to Virtex-E Electrical Characteristics tables for XCV1000E and XCV2000E devices. Updated Table 27 and Table 78 to include values for XCV400E and XCV600E devices. Revised Table 62 to include pinout information for the XCV400E and XCV600E devices in the BG560 package. Updated footnotes 1 and 2 for Table 76 to include XCV2600E and XCV3200E devices.
4/02/01	2.0	 Updated numerous values in Virtex-E Switching Characteristics tables. Converted data sheet to modularized format. See the Virtex-E Data Sheet section.
4/19/01	2.1	 Updated values in Virtex-E Switching Characteristics tables.



PQ240 Differential Pin Pairs

Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A $\sqrt{}$ in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock.

Table 7: PQ240 Differential Pin Pair Summary XCV50E, XCV100E, XCV200E, XCV300E, XCV400E

					Other			
Pair	Bank	P Pin	N Pin	AO	Functions			
Global Differential Clock								
0	4	P92	P93	NA	IO_DLL_L40P			
1	5	P89	P87	NA	IO_DLL_L40N			
2	1	P210	P209	NA	IO_DLL_L6P			
3	0	P213	P215	NA	IO_DLL_L6N			
			IO LVDS					
To	otal Pairs	s: 64, Asy	rnchronou	ıs Outp	outs Pairs: 27			
0	0	P236	P237	1	VREF			
1	0	P234	P235	\checkmark	-			
2	0	P228	P229	\checkmark	VREF			
3	0	P223	P224	√	-			
4	0	P220	P221	3	-			
5	0	P217	P218	3	VREF			
6	1	P209	P215	NA	IO_LVDS_DLL			
7	1	P205	P206	3	VREF			
8	1	P202	P203	3	-			
9	1	P199	P200	\checkmark	-			
10	1	P194	P195	\checkmark	VREF			
11	1	P191	P192	\checkmark	VREF			
12	1	P188	P189	\checkmark	-			
13	1	P186	P187	1	VREF			
14	1	P184	P185	\checkmark	CS			
15	2	P178	P177	V	DIN, D0			

Table 7: PQ240 Differential Pin Pair Summary XCV50E, XCV100E, XCV200E, XCV300E, XCV400E

XO 1 30	L, XCV	OOL, XC	V ZOOL, X	C V 300	Other
Pair	Bank	P Pin	N Pin	AO	Functions
16	2	P174	P173	2	Tunctions
17	2	P171	P170	3	VREF
18	2	P168	P167	4	D1, VREF
19	2	P163	P162	√	D2
20	2	P160	P159	2	-
21	2	P157	P156	4	D3, VREF
22	2	P155	P154	5	VREF
23	2	P153	P152	√	-
24	3	P145	P144	4	D4, VREF
25	3	P142	P141	2	-
26	3	P139	P138	\checkmark	D5
27	3	P134	P133	4	VREF
28	3	P131	P130	3	VREF
29	3	P128	P127	2	-
30	3	P126	P125	6	VREF
31	3	P124	P123	√	INIT
32	4	P118	P117	√	-
33	4	P114	P113	√	-
34	4	P111	P110	√	VREF
35	4	P108	P107	√	VREF
36	4	P103	P102	√	-
37	4	P100	P99	3	-
38	4	P97	P96	3	VREF
39	4	P95	P94	7	VREF
40	5	P93	P87	NA	IO_LVDS_DLL
41	5	P84	P82	8	VREF
42	5	P79	P78	√	-
43	5	P74	P73	√	VREF
44	5	P71	P70	√	VREF
45	5	P68	P67	V	-
46	5	P66	P65	1	VREF
47	5	P64	P63	√	-



BG432 Differential Pin Pairs

Virtex-E devices have differential pin pairs that can also Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A $\sqrt{}$ in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock.

Table 13: **BG432 Differential Pin Pair Summary XCV300E, XCV400E, XC600E**

Pair	Bank	Р	N	AO	Other
		Pin	Pin		Functions
		Global	Differenti	al Clock	(
0	4	AL16	AH15	NA	IO_DLL_L86P
1	5	AK16	AL17	NA	IO_DLL_L86N
2	1	A16	B16	NA	IO_DLL_L16P
3	0	D17	C17	NA	IO_DLL_L16N
	1		IO LVDS		
To	tal Outpu	ıts: 137, <i>I</i>	Asynchro	nous O	utput Pairs: 63
0	0	D27	B29	1	-
1	0	C27	B28	$\sqrt{}$	-
2	0	A28	D26	$\sqrt{}$	VREF
3	0	C26	B27	2	-
4	0	A27	D25	$\sqrt{}$	-
5	0	C25	D24	$\sqrt{}$	VREF
6	0	D23	B25	1	-
7	0	B24	C24	1	VREF
8	0	A24	D22	$\sqrt{}$	VREF
9	0	B22	C22	$\sqrt{}$	-
10	0	D20	C21	$\sqrt{}$	-
11	0	C20	B21	√	-
12	0	D19	A20	V	-
13	0	A19	B19	V	VREF
14	0	D18	B18	1	-
15	0	B17	C18	1	VREF

Table 13: **BG432 Differential Pin Pair Summary XCV300E**, **XCV400E**, **XC600E**

Pin	Pair	Bank	P	N	AO	Other
17			Pin	Pin		
18 1 D15 C15 1 - 19 1 A13 B14 √ VREF 20 1 D14 B13 √ - 21 1 B12 C13 √ - 21 1 B12 C13 √ - 22 1 C12 D13 √ - 23 1 C11 D12 √ - 24 1 C10 B10 √ VREF 25 1 D10 C9 1 VREF 26 1 B8 A8 1 - 27 1 B7 C8 √ VREF 28 1 A6 D8 √ - 30 1 C6 A5 √ VREF <t< td=""><td>16</td><td>1</td><td>B16</td><td>C17</td><td>NA</td><td>IO_LVDS_DLL</td></t<>	16	1	B16	C17	NA	IO_LVDS_DLL
19	17	1	B15	A15	1	VREF
20	18	1	D15	C15	1	-
21	19	1	A13	B14	√	VREF
22	20	1	D14	B13	√	-
23 1 C11 D12 √ - 24 1 C10 B10 √ VREF 25 1 D10 C9 1 VREF 26 1 B8 A8 1 - 27 1 B7 C8 √ VREF 28 1 A6 D8 √ - 29 1 D7 B6 2 - 30 1 C6 A5 √ VREF 31 1 D6 B5 √ - 32 1 C5 A4 1 - 33 1 D5 B4 √ CS, WRITE 34 2 D3 C2 √ DIN, DO, BUSY 35 2 D2 E4 3 - 36 2 D1 E3 4 - 37 2 E2 F4 1 VREF 38 2 E1 F3 5 -	21	1	B12	C13	√	-
24 1 C10 B10 √ VREF 25 1 D10 C9 1 VREF 26 1 B8 A8 1 - 27 1 B7 C8 √ VREF 28 1 A6 D8 √ - 29 1 D7 B6 2 - 30 1 C6 A5 √ VREF 31 1 D6 B5 √ - 32 1 C5 A4 1 - 33 1 D5 B4 √ CS, WRITE 34 2 D3 C2 √ DIN, D0, BUSY 35 2 D2 E4 3 - 36 2 D1 E3 4 - 37 2 E2 F4 1 VREF 38 2 E1 F3 5 - 39 2 F2 G4 1 -	22	1	C12	D13	√	-
25	23	1	C11	D12	V	-
26 1 B8 A8 1 - 27 1 B7 C8 √ VREF 28 1 A6 D8 √ - 29 1 D7 B6 2 - 30 1 C6 A5 √ VREF 31 1 D6 B5 √ - 32 1 C5 A4 1 - 33 1 D5 B4 √ CS, WRITE 34 2 D3 C2 √ DIN, D0, BUSY 35 2 D2 E4 3 - 36 2 D1 E3 4 - 37 2 E2 F4 1 VREF 38 2 E1 F3 5 - 39 2 F2 G4 1 - 40 2 G3 G2 √ VREF 41 2 H3 H2 4 - <t< td=""><td>24</td><td>1</td><td>C10</td><td>B10</td><td>√</td><td>VREF</td></t<>	24	1	C10	B10	√	VREF
27	25	1	D10	C9	1	VREF
28	26	1	В8	A8	1	-
29	27	1	В7	C8	√	VREF
30	28	1	A6	D8	√	-
31 1 D6 B5 √ - 32 1 C5 A4 1 - 33 1 D5 B4 √ CS, WRITE 34 2 D3 C2 √ DIN, D0, BUSY 35 2 D2 E4 3 - 36 2 D1 E3 4 - 37 2 E2 F4 1 VREF 38 2 E1 F3 5 - 39 2 F2 G4 1 - 40 2 G3 G2 √ VREF 41 2 H3 H2 4 - 42 2 H1 J4 1 VREF 43 2 J2 K4 √ D1 44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 - <td>29</td> <td>1</td> <td>D7</td> <td>B6</td> <td>2</td> <td>-</td>	29	1	D7	B6	2	-
32 1 C5 A4 1 - 33 1 D5 B4 √ CS, WRITE 34 2 D3 C2 √ DIN, D0, BUSY 35 2 D2 E4 3 - 36 2 D1 E3 4 - 37 2 E2 F4 1 VREF 38 2 E1 F3 5 - 39 2 F2 G4 1 - 40 2 G3 G2 √ VREF 41 2 H3 H2 4 - 42 2 H1 J4 1 VREF 43 2 J2 K4 √ D1 44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 -	30	1	C6	A5	√	VREF
33 1 D5 B4 √ CS, WRITE 34 2 D3 C2 √ DIN, D0, BUSY 35 2 D2 E4 3 - 36 2 D1 E3 4 - 37 2 E2 F4 1 VREF 38 2 E1 F3 5 - 39 2 F2 G4 1 - 40 2 G3 G2 √ VREF 41 2 H3 H2 4 - 42 2 H1 J4 1 VREF 43 2 J2 K4 √ D1 44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 -	31	1	D6	B5	√	-
34 2 D3 C2 √ DIN, D0, BUSY 35 2 D2 E4 3 - 36 2 D1 E3 4 - 37 2 E2 F4 1 VREF 38 2 E1 F3 5 - 39 2 F2 G4 1 - 40 2 G3 G2 √ VREF 41 2 H3 H2 4 - 42 2 H1 J4 1 VREF 43 2 J2 K4 √ D1 44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 -	32	1	C5	A4	1	-
35	33	1	D5	B4	√	CS, WRITE
36 2 D1 E3 4 - 37 2 E2 F4 1 VREF 38 2 E1 F3 5 - 39 2 F2 G4 1 - 40 2 G3 G2 √ VREF 41 2 H3 H2 4 - 42 2 H1 J4 1 VREF 43 2 J2 K4 √ D1 44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 -	34	2	D3	C2	√	DIN, D0, BUSY
37 2 E2 F4 1 VREF 38 2 E1 F3 5 - 39 2 F2 G4 1 - 40 2 G3 G2 √ VREF 41 2 H3 H2 4 - 42 2 H1 J4 1 VREF 43 2 J2 K4 √ D1 44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 -	35	2	D2	E4	3	-
38 2 E1 F3 5 - 39 2 F2 G4 1 - 40 2 G3 G2 √ VREF 41 2 H3 H2 4 - 42 2 H1 J4 1 VREF 43 2 J2 K4 √ D1 44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 -	36	2	D1	E3	4	-
39 2 F2 G4 1 - 40 2 G3 G2 √ VREF 41 2 H3 H2 4 - 42 2 H1 J4 1 VREF 43 2 J2 K4 √ D1 44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 -	37	2	E2	F4	1	VREF
40 2 G3 G2 √ VREF 41 2 H3 H2 4 - 42 2 H1 J4 1 VREF 43 2 J2 K4 √ D1 44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 -	38	2	E1	F3	5	-
41 2 H3 H2 4 - 42 2 H1 J4 1 VREF 43 2 J2 K4 √ D1 44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 -	39	2	F2	G4	1	-
42 2 H1 J4 1 VREF 43 2 J2 K4 √ D1 44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 -	40	2	G3	G2	V	VREF
43 2 J2 K4 √ D1 44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 -	41	2	НЗ	H2	4	-
44 2 K2 K1 √ D2 45 2 L2 M4 4 - 46 2 M3 M2 1 -	42	2	H1	J4	1	VREF
45 2 L2 M4 4 - 46 2 M3 M2 1 -	43	2	J2	K4	V	D1
46 2 M3 M2 1 -	44	2	K2	K1	√	D2
	45	2	L2	M4	4	-
47 2 N4 N3 1 -	46	2	МЗ	M2	1	-
= '	47	2	N4	N3	1	-



Table 16: FG256 Package — XCV50E, XCV100E, XCV200E, XCV300E

Bank	Pin Description	Pin #
7	IO_L74N_Y	G4
7	IO_VREF_L74P_Y	H3
7	IO_L75N_YY	G2
7	IO_L75P_YY	F5
7	IO_L76N	F4
7	IO_L76P	F1
7	IO_L77N_YY	G3
7	IO_L77P_YY	F2
7	IO_L78N_Y	E1
7	IO_VREF_L78P_Y	D1 ¹
7	IO_L79N	E4
7	IO_L79P	E2
7	IO_L80N_Y	F3
7	IO_VREF_L80P_Y	C1
7	IO_L81N_YY	D2
7	IO_L81P_YY	E3
7	IO_VREF_L82N	B1 ²
7	IO_L82P	A2
2	CCLK	D15
3	DONE	R14
NA	DXN	R4
NA	DXP	P4
NA	MO	N3
NA	M1	P2
NA	M2	R3
NA	PROGRAM	P15
NA	TCK	C4
NA	TDI	A15
2	TDO	B14
NA	TMS	D3
NA	VCCINT	C3
NA	VCCINT	C14
NA	VCCINT	D4

Table 16: FG256 Package — XCV50E, XCV100E, XCV200E, XCV300E

Bank	Pin Description	Pin #
NA	VCCINT	D13
NA	VCCINT	E5
NA	VCCINT	E12
NA	VCCINT	M5
NA	VCCINT	M12
NA	VCCINT	N4
NA	VCCINT	N13
NA	VCCINT	P3
NA	VCCINT	P14
0	VCCO	F8
0	VCCO	E8
1	VCCO	F9
1	VCCO	E9
2	VCCO	H12
2	VCCO	H11
3	VCCO	J12
3	VCCO	J11
4	VCCO	M9
4	VCCO	L9
5	VCCO	M8
5	VCCO	L8
6	VCCO	J6
6	VCCO	J5
7	VCCO	H6
7	VCCO	H5
NA	GND	T16
NA	GND	T1
NA	GND	R15
NA	GND	R2
NA	GND	L11
NA	GND	L10
NA	GND	L7
NA	GND	L6



Table 16: **FG256 Package** — **XCV50E**, **XCV100E**, **XCV200E**, **XCV300E**

Bank	Pin Description	Pin #
NA	GND	K11
NA	GND	K10
NA	GND	K9
NA	GND	K8
NA	GND	K7
NA	GND	K6
NA	GND	J10
NA	GND	J9
NA	GND	J8
NA	GND	J7
NA	GND	H10
NA	GND	H9
NA	GND	H8
NA	GND	H7
NA	GND	G11
NA	GND	G10
NA	GND	G9
NA	GND	G8
NA	GND	G7
NA	GND	G6
NA	GND	F11
NA	GND	F10
NA	GND	F7
NA	GND	F6
NA	GND	B15
NA	GND	B2
NA	GND	A16
NA	GND	A1

Notes:

- V_{REF} or I/O option only in the XCV100E, 200E, 300E; otherwise, I/O option only.
- 2. $V_{\mbox{\scriptsize REF}}$ or I/O option only in the XCV200E, 300E; otherwise, I/O option only.

FG256 Differential Pin Pairs

Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A $\sqrt{}$ in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock.

Table 17: **FG256 Differential Pin Pair Summary XCV50E, XCV100E, XCV200E, XCV300E**

		Р	N		Other
Pair	Bank	Pin	Pin	AO	Functions
		Global D	ifferentia	al Clock	
0	4	N8	N9	NA	IO_DLL_L52P
1	5	R8	T8	NA	IO_DLL_L52N
2	1	C9	A8	NA	IO_DLL_L8P
3	0	B8	A7	NA	IO_DLL_L8N
		I	O LVDS		
	Total Pair	s: 83, As	synchron	ous Ou	ıtputs: 35
0	0	А3	C5	7	VREF
1	0	E6	D5	√	-
2	0	A4	B4	√	VREF
3	0	B5	D6	2	-
4	0	A5	C6	√	VREF
5	0	C7	В6	√	-
6	0	C8	D7	1	-
7	0	A6	В7	1	VREF
8	1	A8	A7	NA	IO_LVDS_DLL
9	1	A9	D9	2	-
10	1	В9	E10	1	VREF
11	1	D10	A10	1	-
12	1	A11	C10	√	-
13	1	E11	B11	√	VREF
14	1	D11	A12	2	-
15	1	C11	A13	√	VREF
16	1	D12	B12	√	-
17	1	C12	A14	7	VREF
18	1	B13	C13	√	CS



Table 20: FG676 — XCV400E, XCV600E

	1 do70 — XCV400L, XCV000L	
Bank	Pin Description	Pin #
NA	NC	L2
NA	NC	F6
NA	NC	F25
NA	NC	F21
NA	NC	F2
NA	NC	C26
NA	NC	C25
NA	NC	C2
NA	NC	C1
NA	NC	B6
NA	NC	B26
NA	NC	B24
NA	NC	B21
NA	NC	B16
NA	NC	B11
NA	NC	B1
NA	NC	AF25
NA	NC	AF24
NA	NC	AF2
NA	NC	AE6
NA	NC	AE3
NA	NC	AE26
NA	NC	AE24
NA	NC	AE21
NA	NC	AE16
NA	NC	AE14
NA	NC	AE11
NA	NC	AE1
NA	NC	AD25
NA	NC	AD2
NA	NC	AD1
NA	NC	AA6
NA	NC	AA25
NA	NC	AA21
NA	NC	AA2
NA	NC	A3
NA	NC	A25

Table 20: FG676 — XCV400E, XCV600E

Table 20.	,	T
Bank	Pin Description	Pin #
NA	NC	A2
NA	NC	A15
NA	VCCINT	G7
NA	VCCINT	G20
NA	VCCINT	H8
NA	VCCINT	H19
NA	VCCINT	J9
NA	VCCINT	J10
NA	VCCINT	J11
NA	VCCINT	J16
NA	VCCINT	J17
NA	VCCINT	J18
NA	VCCINT	K9
NA	VCCINT	K18
NA	VCCINT	L9
NA	VCCINT	L18
NA	VCCINT	Т9
NA	VCCINT	T18
NA	VCCINT	U9
NA	VCCINT	U18
NA	VCCINT	V9
NA	VCCINT	V10
NA	VCCINT	V11
NA	VCCINT	V16
NA	VCCINT	V17
NA	VCCINT	V18
NA	VCCINT	Y7
NA	VCCINT	Y20
NA	VCCINT	W8
NA	VCCINT	W19
0	VCCO	J13
0	VCCO	J12
0	VCCO	H9
0	VCCO	H12
0	VCCO	H11



FG680 Differential Pin Pairs

Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A $\sqrt{}$ in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock.

Table 23: FG680 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E, XCV2000E

		Р	N		Other		
Pair	Bank	Pin	Pin	AO	Functions		
GCLK LVDS							
3	0	A20	C22 NA		IO_DLL_L29N		
2	1	D21	A19	NA	IO_DLL_L29P		
1	5	AU22	AT22	NA	IO_DLL_L155N		
0	4	AW19	AT21	NA	IO_DLL_L155P		
	1		IO LVDS	3			
To	tal Pairs:	247, As	ynchrono	ous Ou	tput Pairs: 111		
0	0	A36	C35	5	-		
1	0	B35	D34	5	VREF		
2	0	A35	C34	$\sqrt{}$	-		
3	0	B34	D33	$\sqrt{}$	VREF		
4	0	A34	C33	3	-		
5	0	B33	D32	3	-		
6	0	D31	C32	√	-		
7	0	C31	A33	√	VREF		
8	0	B31	B32	5	-		
9	0	D30	A32	5	VREF		
10	0	C30	A31	√	-		
11	0	D29	B30	√	VREF		
12	0	C29	A30	2	-		
13	0	B29	A29	2	-		
14	0	A28	B28	√	VREF		
15	0	B27	C28	√	-		
16	0	A27	D27	5 -			
17	0	B26	C27	5	-		

Table 23: FG680 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E, XCV2000E

	UE, ACV	P	N	_,	Other
Pair	Bank	Pin	Pin	AO	Functions
18	0	C26	D26	V	-
19	0	D25	A26 √		VREF
20	0	C25	B25 3		-
21	0	D24	A25	3	-
22	0	B23	A24	√	-
23	0	A23	C24	√	VREF
24	0	B22	B24	5	-
25	0	A22	E23	5	-
26	0	B21	D23	√	-
27	0	A21	C23	√	VREF
28	0	B20	E22	2	-
29	1	A19	C22	NA	IO_LVDS_DLL
30	1	B19	C21	2	VREF
31	1	A18	C19	2	-
32	1	B18	D19	√	VREF
33	1	A17	C18	√	-
34	1	B17	D18	5	-
35	1	A16	E18	5	-
36	1	D17	C17	$\sqrt{}$	VREF
37	1	E17	B16	√	-
38	1	C16	A15	3	-
39	1	D16	B15	3	-
40	1	B14	A14	√	VREF
41	1	A13	C15	√	-
42	1	B13	D15	5	-
43	1	A12	C14	5	-
44	1	C13	D14	√	-
45	1	D13	B12	√	VREF
46	1	C12	A11	2	-
47	1	C11	B11	2	-
48	1	D11	A10	√	VREF
49	1	C10	B10	√	-
50	1	D10	A9	5	VREF
51	1	C9	B9	5	-



Table 27: FG900 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E

		Р	P N		Other
Pair	Bank	Pin	Pin	AO	Functions
256	7	N6	M6	1	-
257	7	N1	N5	4	-
258	7	M5	M4	V	-
259	7	M1	M2	1	VREF
260	7	L2	L4	4	-
261	7	L5	M7	3	-
262	7	M8	L1	4	-
263	7	М9	K2	1	-
264	7	M10	L3	NA	-
265	7	K1	K5	√	-
266	7	K3	L6	√	VREF
267	7	K4	L7	4	-
268	7	J5	L8	4	-
269	7	H4	K6	4	VREF
270	7	K7	H1	4	-
271	7	J2	J7	2	-
272	7	G2	H5	V	-
273	7	G5	L9	√	VREF
274	7	K8	F3	1	-
275	7	E1	G3	4	-
276	7	E2	H6	V	-
277	7	K9	E4	1	VREF
278	7	F4	J8	4	-
279	7	H7	D1	3	-
280	7	C2	G6	4	VREF
281	7	F5	D2	1	-
282	7	K10	D3	4	-

Notes:

- 1. AO in the XCV600E, 1000E.
- 2. AO in the XCV1000E.
- 3. AO in the XCV1600E.
- 4. AO in the XCV1000E, XCV1600E.

FG1156 Fine-Pitch Ball Grid Array Package

XCV1000E, XCV1600E, XCV2000E, XCV2600E, and XCV3200E devices in the FG1156 fine-pitch Ball Grid Array package have footprint compatibility. Pins labeled IO_VREF can be used as either V_{REF} or general I/O, unless indicated in the footnotes. If the pin is not used as V_{REF} it can be used as general I/O. Immediately following Table 28, see Table 29 for Differential Pair information.

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

Bank	Pin Description	Pin #
0	GCK3	E17
0	Ю	B4
0	Ю	В9
0	Ю	B10
0	Ю	D9 ³
0	IO	D16
0	Ю	E7 ³
0	Ю	E11 ³
0	Ю	E13 ³
0	Ю	E16 ³
0	Ю	F17 ³
0	Ю	J12 ³
0	Ю	J13 ³
0	Ю	J14 ³
0	Ю	K11 ³
0	IO_L0N_Y	F7
0	IO_L0P_Y	H9
0	IO_L1N_Y	C5
0	IO_L1P_Y	J10
0	IO_VREF_L2N_Y	E6
0	IO_L2P_Y	D6
0	IO_L3N_Y	A4
0	IO_L3P_Y	G8
0	IO_L4N_YY	C6
0	IO_L4P_YY	J11
0	IO_VREF_L5N_YY	G9
0	IO_L5P_YY	F8
0	IO_L6N_YY	A5 ⁴



Table 29: FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

Ρ Ν Other Bank Pin Pin AO Pair **Functions** 2600 2000 7 P2 311 R8 1000 3200 2600 312 7 N1 R9 2000 3200 2600 7 P4 313 R10 1600 1000 3200 2600 314 7 N2 P8 2000 1600 1000 3200 2600 7 **P7** P6 315 2000 1600 2600 2000 316 7 N4 М1 **VREF** 1000 3200 1600 7 317 N3 N6 1000 318 7 M2 P9 2600 1600 _ 3200 2600 7 319 МЗ N7 1600 1000 7 P10 320 M4 2000 1000 _ 3200 2600 7 321 N8 L1 2000 3200 2600 7 322 N9 L2 2000 1600 1000 2000 1600 323 7 K1 M7 **VREF** 1000 3200 1600 324 7 L4 M8 1000 3200 2600 325 7 L5 J1 2000 1600 1000 3200 2600 7 326 K3 J2 2000 1600 **VREF** 1000 3200 2600 7 327 J3 L7 1600 1000 3200 2600 7 328 H2 M9 1600 329 7 K6 J4 2600 1000 **VREF** 3200 2600 330 7 G2 L8 2000 1600 1000

Table 29: FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

		Р	N		Other
Pair	Bank	Pin	Pin	AO	Functions
331	7	K7	Н3	2000 1600	-
332	7	J5	G3	3200 2600 2000 1600 1000	VREF
333	7	H5	L9	2600 2000 1000	-
334	7	H4	J6	3200 2600 2000	-
335	7	K8	G4	3200 2600 1600 1000	-
336	7	F2	J7	3200 2600 2000 1600 1000	-
337	7	L10	F3	3200 2600 2000 1600	-
338	7	Н6	E1	2600 2000 1000	VREF
339	7	E2	G5	3200 2600 1600 1000	-
340	7	D1	K9	2600 1600	-
341	7	J8	E3	3200 2600 1600 1000	VREF
342	7	D2	E4	2600 2000 1000	-
343	7	D3	F4	3200 2600 2000	-