

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1176
Number of Logic Elements/Cells	5292
Total RAM Bits	114688
Number of I/O	284
Number of Gates	306393
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	456-BBGA
Supplier Device Package	456-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xcv200e-6fg456c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table	1:	Virte	x-E Field-Progr	ammable Gat	e Array Fam	ily Membe	rs

Device	System Gates	Logic Gates	CLB Array	Logic Cells	Differential I/O Pairs	User I/O	BlockRAM Bits	Distributed RAM Bits
XCV50E	71,693	20,736	16 x 24	1,728	83	176	65,536	24,576
XCV100E	128,236	32,400	20 x 30	2,700	83	196	81,920	38,400
XCV200E	306,393	63,504	28 x 42	5,292	119	284	114,688	75,264
XCV300E	411,955	82,944	32 x 48	6,912	137	316	131,072	98,304
XCV400E	569,952	129,600	40 x 60	10,800	183	404	163,840	153,600
XCV600E	985,882	186,624	48 x 72	15,552	247	512	294,912	221,184
XCV1000E	1,569,178	331,776	64 x 96	27,648	281	660	393,216	393,216
XCV1600E	2,188,742	419,904	72 x 108	34,992	344	724	589,824	497,664
XCV2000E	2,541,952	518,400	80 x 120	43,200	344	804	655,360	614,400
XCV2600E	3,263,755	685,584	92 x 138	57,132	344	804	753,664	812,544
XCV3200E	4,074,387	876,096	104 x 156	73,008	344	804	851,968	1,038,336

# **Virtex-E Compared to Virtex Devices**

The Virtex-E family offers up to 43,200 logic cells in devices up to 30% faster than the Virtex family.

I/O performance is increased to 622 Mb/s using Source Synchronous data transmission architectures and synchronous system performance up to 240 MHz using singled-ended SelectI/O technology. Additional I/O standards are supported, notably LVPECL, LVDS, and BLVDS, which use two pins per signal. Almost all signal pins can be used for these new standards.

Virtex-E devices have up to 640 Kb of faster (250 MHz) block SelectRAM, but the individual RAMs are the same size and structure as in the Virtex family. They also have eight DLLs instead of the four in Virtex devices. Each individual DLL is slightly improved with easier clock mirroring and 4x frequency multiplication.

 $V_{CCINT}$ , the supply voltage for the internal logic and memory, is 1.8 V, instead of 2.5 V for Virtex devices. Advanced processing and 0.18  $\mu$ m design rules have resulted in smaller dice, faster speed, and lower power consumption.

I/O pins are 3 V tolerant, and can be 5 V tolerant with an external 100  $\Omega$  resistor. PCI 5 V is not supported. With the addition of appropriate external resistors, any pin can tolerate any voltage desired.

Banking rules are different. With Virtex devices, all input buffers are powered by  $V_{CCINT}$ . With Virtex-E devices, the LVTTL, LVCMOS2, and PCI input buffers are powered by the I/O supply voltage  $V_{CCO}$ .

The Virtex-E family is not bitstream-compatible with the Virtex family, but Virtex designs can be compiled into equivalent Virtex-E devices.

The same device in the same package for the Virtex-E and Virtex families are pin-compatible with some minor exceptions. See the data sheet pinout section for details.

# **General Description**

The Virtex-E FPGA family delivers high-performance, high-capacity programmable logic solutions. Dramatic increases in silicon efficiency result from optimizing the new architecture for place-and-route efficiency and exploiting an aggressive 6-layer metal 0.18  $\mu m$  CMOS process. These advances make Virtex-E FPGAs powerful and flexible alternatives to mask-programmed gate arrays. The Virtex-E family includes the nine members in Table 1.

Building on experience gained from Virtex FPGAs, the Virtex-E family is an evolutionary step forward in programmable logic design. Combining a wide variety of programmable system features, a rich hierarchy of fast, flexible interconnect resources, and advanced process technology, the Virtex-E family delivers a high-speed and high-capacity programmable logic solution that enhances design flexibility while reducing time-to-market.

## **Virtex-E Architecture**

Virtex-E devices feature a flexible, regular architecture that comprises an array of configurable logic blocks (CLBs) surrounded by programmable input/output blocks (IOBs), all interconnected by a rich hierarchy of fast, versatile routing



forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals can be configured to operate asynchronously. All of the control signals are independently invertible, and are shared by the two flip-flops within the slice.

### Additional Logic

The F5 multiplexer in each slice combines the function generator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 multiplexer, or selected functions of up to nine inputs.

Similarly, the F6 multiplexer combines the outputs of all four function generators in the CLB by selecting one of the F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected functions of up to 19 inputs.

Each CLB has four direct feedthrough paths, two per slice. These paths provide extra data input lines or additional local routing that does not consume logic resources.

# Arithmetic Logic

Dedicated carry logic provides fast arithmetic carry capability for high-speed arithmetic functions. The Virtex-E CLB supports two separate carry chains, one per Slice. The height of the carry chains is two bits per CLB.

The arithmetic logic includes an XOR gate that allows a 2-bit full adder to be implemented within a slice. In addition, a dedicated AND gate improves the efficiency of multiplier implementation. The dedicated carry path can also be used to cascade function generators for implementing wide logic functions.

#### **BUFTs**

Each Virtex-E CLB contains two 3-state drivers (BUFTs) that can drive on-chip buses. See **Dedicated Routing**. Each Virtex-E BUFT has an independent 3-state control pin and an independent input pin.

#### Block SelectRAM

Virtex-E FPGAs incorporate large block SelectRAM memories. These complement the Distributed SelectRAM memories that provide shallow RAM structures implemented in CLBs.

Block SelectRAM memory blocks are organized in columns, starting at the left (column 0) and right outside edges and inserted every 12 CLB columns (see notes for smaller devices). Each memory block is four CLBs high, and each memory column extends the full height of the chip, immediately adjacent (to the right, except for column 0) of the CLB column locations indicated in Table 3.

Table 3: CLB/Block RAM Column Locations

XCV Device /Col.	0	12	24	36	48	60	72	84	96	108	120	138	156
50E				Co	olum	ns 0,	6, 1	8, &	24				
100E				Со	lumr	ns 0,	12,	18, &	30				
200E				Со	lumr	ns 0,	12, 3	30, &	42				
300E		<b>V</b>		√	√								
400E		<b>V</b>			√	√							
600E		<b>V</b>	√		√	√	√						
1000E		1	√				<b>V</b>	√	√				
1600E		<b>V</b>	√	√			<b>V</b>	√	√	√			
2000E		<b>V</b>	√	√				√	√	√	√		
2600E		1	√	√					√	√	√	√	
3200E	1	1	<b>V</b>	√						√	√	√	√


Table 4 shows the amount of block SelectRAM memory that is available in each Virtex-E device.

Table 4: Virtex-E Block SelectRAM Amounts

Virtex-E Device	# of Blocks	Block SelectRAM Bits
XCV50E	16	65,536
XCV100E	20	81,920
XCV200E	28	114,688
XCV300E	32	131,072
XCV400E	40	163,840
XCV600E	72	294,912
XCV1000E	96	393,216
XCV1600E	144	589,824
XCV2000E	160	655,360
XCV2600E	184	753,664
XCV3200E	208	851,968

As illustrated in Figure 6, each block SelectRAM cell is a fully synchronous dual-ported (True Dual Port) 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.





Note 1: If none of the Virtex FPGAs have been selected to drive DONE, an external pull-up resistor of 330 Ω should be added to the common DONE line. (For Spartan-XL devices, add a 4.7K Ω pull-up resistor.) This pull-up is not needed if the DriveDONE attribute is set. If used, DriveDONE should be selected only for the last device in the configuration chain.

XCVE\_ds\_013\_050103

Figure 13: Master/Slave Serial Mode Circuit Diagram




Figure 14: Slave-Serial Mode Programming Switching Characteristics

#### Master-Serial Mode

In master-serial mode, the CCLK output of the FPGA drives a Xilinx Serial PROM that feeds bit-serial data to the DIN input. The FPGA accepts this data on each rising CCLK edge. After the FPGA has been loaded, the data for the next device in a daisy-chain is presented on the DOUT pin after the rising CCLK edge. The maximum capacity for a single LOUT/DOUT write is 2<sup>20</sup>-1 (1,048,575) 32-bit words, or 33,554,4000 bits.

The interface is identical to slave-serial except that an internal oscillator is used to generate the configuration clock (CCLK). A wide range of frequencies can be selected for CCLK, which always starts at a slow default frequency. Configuration bits then switch CCLK to a higher frequency for the remainder of the configuration. Switching to a lower frequency is prohibited.

The CCLK frequency is set using the ConfigRate option in the bitstream generation software. The maximum CCLK fre-

quency that can be selected is 60 MHz. When selecting a CCLK frequency, ensure that the serial PROM and any daisy-chained FPGAs are fast enough to support the clock rate.

On power-up, the CCLK frequency is approximately 2.5 MHz. This frequency is used until the ConfigRate bits have been loaded when the frequency changes to the selected ConfigRate. Unless a different frequency is specified in the design, the default ConfigRate is 4 MHz.

In a full master/slave system (Figure 13), the left-most device operates in master-serial mode. The remaining devices operate in slave-serial mode. The SPROM  $\overline{\text{RESET}}$  pin is driven by  $\overline{\text{INIT}}$ , and the  $\overline{\text{CE}}$  input is driven by DONE. There is the potential for contention on the DONE pin, depending on the start-up sequence options chosen.

The sequence of operations necessary to configure a Virtex-E FPGA serially appears in Figure 15.




Figure 22: Standard DLL Symbol CLKDLL




Figure 23: High Frequency DLL Symbol CLKDLLHF

## **BUFGDLL Pin Descriptions**

Use the BUFGDLL macro as the simplest way to provide zero propagation delay for a high-fanout on-chip clock from an external input. This macro uses the IBUFG, CLKDLL and BUFG primitives to implement the most basic DLL application as shown in Figure 24.




Figure 24: BUFGDLL Schematic

This symbol does not provide access to the advanced clock domain controls or to the clock multiplication or clock division features of the DLL. This symbol also does not provide access to the RST, or LOCKED pins of the DLL. For access to these features, a designer must use the library DLL primitives described in the following sections.

## Source Clock Input — I

The I pin provides the user source clock, the clock signal on which the DLL operates, to the BUFGDLL. For the BUFGDLL macro the source clock frequency must fall in the low frequency range as specified in the data sheet. The BUF-

GDLL requires an external signal source clock. Therefore, only an external input port can source the signal that drives the BUFGDLL I pin.

## Clock Output — O

The clock output pin O represents a delay-compensated version of the source clock (I) signal. This signal, sourced by a global clock buffer BUFG symbol, takes advantage of the dedicated global clock routing resources of the device.

The output clock has a 50-50 duty cycle unless you deactivate the duty cycle correction property.

## **CLKDLL Primitive Pin Descriptions**

The library CLKDLL primitives provide access to the complete set of DLL features needed when implementing more complex applications with the DLL.

#### Source Clock Input — CLKIN

The CLKIN pin provides the user source clock (the clock signal on which the DLL operates) to the DLL. The CLKIN frequency must fall in the ranges specified in the data sheet. A global clock buffer (BUFG) driven from another CLKDLL, one of the global clock input buffers (IBUFG), or an IO\_LVDS\_DLL pin on the same edge of the device (top or bottom) must source this clock signal. There are four IO\_LVDS\_DLL input pins that can be used as inputs to the DLLs. This makes a total of eight usable input pins for DLLs in the Virtex-E family.

## Feedback Clock Input — CLKFB

The DLL requires a reference or feedback signal to provide the delay-compensated output. Connect only the CLK0 or CLK2X DLL outputs to the feedback clock input (CLKFB) pin to provide the necessary feedback to the DLL. The feedback clock input can also be provided through one of the following pins.

IBUFG - Global Clock Input Pad

IO LVDS DLL - the pin adjacent to IBUFG

If an IBUFG sources the CLKFB pin, the following special rules apply.

- 1. An external input port must source the signal that drives the IBUFG I pin.
- The CLK2X output must feedback to the device if both the CLK0 and CLK2X outputs are driving off chip devices.
- That signal must directly drive only OBUFs and nothing else.

These rules enable the software determine which DLL clock output sources the CLKFB pin.

#### Reset Input — RST

When the reset pin RST activates the LOCKED signal deactivates within four source clock cycles. The RST pin, active High, must either connect to a dynamic signal or tied to



#### **DLL Properties**

Properties provide access to some of the Virtex-E series DLL features, (for example, clock division and duty cycle correction).

#### **Duty Cycle Correction Property**

The 1x clock outputs, CLK0, CLK90, CLK180, and CLK270, use the duty-cycle corrected default, exhibiting a 50/50 duty cycle. The DUTY\_CYCLE\_CORRECTION property (by default TRUE) controls this feature. To deactivate the DLL duty-cycle correction for the 1x clock outputs, attach the DUTY\_CYCLE\_CORRECTION=FALSE property to the DLL symbol.

## **Clock Divide Property**

The CLKDV\_DIVIDE property specifies how the signal on the CLKDV pin is frequency divided with respect to the CLK0 pin. The values allowed for this property are 1.5, 2, 2.5, 3, 4, 5, 8, or 16; the default value is 2.

## Startup Delay Property

This property, STARTUP\_WAIT, takes on a value of TRUE or FALSE (the default value). When TRUE the device configuration DONE signal waits until the DLL locks before going to High.

#### Virtex-E DLL Location Constraints

As shown in Figure 26, there are four additional DLLs in the Virtex-E devices, for a total of eight per Virtex-E device. These DLLs are located in silicon, at the top and bottom of the two innermost block SelectRAM columns. The location constraint LOC, attached to the DLL symbol with the identifier DLL0S, DLL0P, DLL1S, DLL1P, DLL2S, DLL2P, DLL3S, or DLL3P, controls the DLL location.

The LOC property uses the following form:

LOC = DLL0P




Figure 26: Virtex Series DLLs

### **Design Factors**

Use the following design considerations to avoid pitfalls and improve success designing with Xilinx devices.

#### Input Clock

The output clock signal of a DLL, essentially a delayed version of the input clock signal, reflects any instability on the input clock in the output waveform. For this reason the quality of the DLL input clock relates directly to the quality of the output clock waveforms generated by the DLL. The DLL input clock requirements are specified in the data sheet.

In most systems a crystal oscillator generates the system clock. The DLL can be used with any commercially available quartz crystal oscillator. For example, most crystal oscillators produce an output waveform with a frequency tolerance of 100 PPM, meaning 0.01 percent change in the clock period. The DLL operates reliably on an input waveform with a frequency drift of up to 1 ns — orders of magnitude in excess of that needed to support any crystal oscillator in the industry. However, the cycle-to-cycle jitter must be kept to less than 300 ps in the low frequencies and 150 ps for the high frequencies.

## Input Clock Changes

Changing the period of the input clock beyond the maximum drift amount requires a manual reset of the CLKDLL. Failure to reset the DLL produces an unreliable lock signal and output clock.

It is possible to stop the input clock with little impact to the DLL. Stopping the clock should be limited to less than 100  $\mu s$  to keep device cooling to a minimum. The clock should be stopped during a Low phase, and when restored the full High period should be seen. During this time, LOCKED stays High and remains High when the clock is restored.

When the clock is stopped, one to four more clocks are still observed as the delay line is flushed. When the clock is restarted, the output clocks are not observed for one to four clocks as the delay line is filled. The most common case is two or three clocks.

In a similar manner, a phase shift of the input clock is also possible. The phase shift propagates to the output one to four clocks after the original shift, with no disruption to the CLKDLL control.

#### **Output Clocks**

As mentioned earlier in the DLL pin descriptions, some restrictions apply regarding the connectivity of the output pins. The DLL clock outputs can drive an OBUF, a global clock buffer BUFG, or they can route directly to destination clock pins. The only BUFGs that the DLL clock outputs can drive are the two on the same edge of the device (top or bottom). In addition, the CLK2X output of the secondary DLL can connect directly to the CLKIN of the primary DLL in the same quadrant.

Do not use the DLL output clock signals until after activation of the LOCKED signal. Prior to the activation of the LOCKED signal, the DLL output clocks are not valid and can exhibit glitches, spikes, or other spurious movement.



## **Verilog Initialization Example**

```
module MYMEM (CLK, WE, ADDR, DIN, DOUT);
input CLK, WE;
input [8:0] ADDR;
input [7:0] DIN;
output [7:0] DOUT;
wire logic0, logic1;
//synopsys dc script begin
//set_attribute ram0 INIT_00
"0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF" -type string
//set attribute ram0 INIT 01
"FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210" -type string
//synopsys dc_script_end
assign logic0 = 1'b0;
assign logic1 = 1'b1;
RAMB4 S8 ram0 (.WE(WE), .EN(logic1), .RST(logic0), .CLK(CLK), .ADDR(ADDR), .DI(DIN),
.DO(DOUT));
//synopsys translate off
defparam ram0.INIT_00 =
256h'0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF;
defparam ram0.INIT 01 =
256h'FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210;
//synopsys translate on
endmodule
```

# **Using SelectI/O**

The Virtex-E FPGA series includes a highly configurable, high-performance I/O resource, called SelectI/O™ to provide support for a wide variety of I/O standards. The SelectI/O resource is a robust set of features including programmable control of output drive strength, slew rate, and input delay and hold time. Taking advantage of the flexibility and SelectI/O features and the design considerations described in this document can improve and simplify system level design.

### Introduction

As FPGAs continue to grow in size and capacity, the larger and more complex systems designed for them demand an increased variety of I/O standards. Furthermore, as system clock speeds continue to increase, the need for high performance I/O becomes more important.

While chip-to-chip delays have an increasingly substantial impact on overall system speed, the task of achieving the desired system performance becomes more difficult with the proliferation of low-voltage I/O standards. SelectI/O, the revolutionary input/output resources of Virtex-E devices, resolve this potential problem by providing a highly configurable, high-performance alternative to the I/O resources of more conventional programmable devices. Virtex-E SelectI/O features combine the flexibility and time-to-market advantages of programmable logic with the high performance previously available only with ASICs and custom ICs.

Each SelectI/O block can support up to 20 I/O standards. Supporting such a variety of I/O standards allows the support of a wide variety of applications, from general purpose standard applications to high-speed low-voltage memory buses.

SelectI/O blocks also provide selectable output drive strengths and programmable slew rates for the LVTTL output buffers, as well as an optional, programmable weak pull-up, weak pull-down, or weak "keeper" circuit ideal for use in external bussing applications.

Each Input/Output Block (IOB) includes three registers, one each for the input, output, and 3-state signals within the IOB. These registers are optionally configurable as either a D-type flip-flop or as a level sensitive latch.

The input buffer has an optional delay element used to guarantee a zero hold time requirement for input signals registered within the IOB.

The Virtex-E Selectl/O features also provide dedicated resources for input reference voltage ( $V_{REF}$ ) and output source voltage ( $V_{CCO}$ ), along with a convenient banking system that simplifies board design.

By taking advantage of the built-in features and wide variety of I/O standards supported by the SelectI/O features, system-level design and board design can be greatly simplified and improved.



represents a combination of the LVTTL IBUFG and BUFG symbols, such that the output of the BUFGP can connect directly to the clock pins throughout the design.

Unlike previous architectures, the Virtex-E BUFGP symbol can only be placed in a global clock pad location. The LOC property can specify a location for the BUFGP.

#### **OBUF**

An OBUF must drive outputs through an external output port. The generic output buffer (OBUF) symbol appears in Figure 40.

The extension to the base name defines which I/O standard the OBUF uses. With no extension specified for the generic OBUF symbol, the assumed standard is slew rate limited LVTTL with 12 mA drive strength.




Figure 40: Virtex-E Output Buffer (OBUF) Symbol

The LVTTL OBUF additionally can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals.

LVTTL output buffers have selectable drive strengths.

The format for LVTTL OBUF symbol names is as follows:

OBUF\_<slew\_rate>\_<drive\_strength>

where <slew\_rate> is either F (Fast) or S (Slow), and <drive\_strength> is specified in milliamps (2, 4, 6, 8, 12, 16, or 24).

The following list details variations of the OBUF symbol.

- OBUF
- OBUF S 2
- OBUF\_S\_4
- OBUF\_S\_6
- OBUF S 8
- OBUF\_S\_12
- OBUF S 16
- OBUF\_S\_24
- OBUF\_F\_2
- OBUF\_F\_4
- OBUF\_F\_6
- OBUF\_F\_8OBUF\_F\_12
- OBUF\_F\_16
- OBUF F 24
- OBUF\_LVCMOS2
- OBUF\_PCI33\_3

- OBUF\_PCI66\_3
- OBUF GTL
- OBUF GTLP
- OBUF\_HSTL\_I
- OBUF\_HSTL\_III
- OBUF HSTL IV
- OBUF\_SSTL3\_I
- OBUF\_SSTL3\_II
- OBUF SSTL2 I
- OBUF\_SSTL2\_II
- OBUF CTT
- OBUF AGP
- OBUF LVCMOS18
- OBUF\_LVDS
- OBUF\_LVPECL

The Virtex-E series supports eight banks for the HQ and PQ packages. The CS packages support four  $V_{CCO}$  banks.

OBUF placement restrictions require that within a given  $V_{CCO}$  bank each OBUF share the same output source drive voltage. Input buffers of any type and output buffers that do not require  $V_{CCO}$  can be placed within any  $V_{CCO}$  bank. Table 20 summarizes the Virtex-E output compatibility requirements. The LOC property can specify a location for the OBUF.

**Table 20: Output Standards Compatibility Requirements** 

Rule 1	Only outputs with standards that share compatible $V_{\text{CCO}}$ can be used within the same bank.
Rule 2	There are no placement restrictions for outputs with standards that do not require a $V_{\text{CCO}}$ .
V <sub>CCO</sub>	Compatible Standards
3.3	LVTTL, SSTL3_I, SSTL3_II, CTT, AGP, GTL, GTL+, PCl33_3, PCl66_3
2.5	SSTL2_I, SSTL2_II, LVCMOS2, GTL, GTL+
1.5	HSTL_I, HSTL_III, HSTL_IV, GTL, GTL+

#### **OBUFT**

The generic 3-state output buffer OBUFT (see Figure 41) typically implements 3-state outputs or bidirectional I/O.

The extension to the base name defines which I/O standard OBUFT uses. With no extension specified for the generic OBUFT symbol, the assumed standard is slew rate limited LVTTL with 12 mA drive strength.

The LVTTL OBUFT additionally can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals.



#### IOB Flip-Flop/Latch Property

The Virtex-E series I/O Block (IOB) includes an optional register on the input path, an optional register on the output path, and an optional register on the 3-state control pin. The design implementation software automatically takes advantage of these registers when the following option for the Map program is specified.

map -pr b <filename>

Alternatively, the IOB = TRUE property can be placed on a register to force the mapper to place the register in an IOB.

#### **Location Constraints**

Specify the location of each SelectI/O symbol with the location constraint LOC attached to the SelectI/O symbol. The external port identifier indicates the value of the location constrain. The format of the port identifier depends on the package chosen for the specific design.

The LOC properties use the following form:

LOC=A42

LOC=P37

#### **Output Slew Rate Property**

As mentioned above, a variety of symbol names provide the option of choosing the desired slew rate for the output buffers. In the case of the LVTTL output buffers (OBUF, OBUFT, and IOBUF), slew rate control can be alternatively programed with the SLEW= property. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals. The SLEW= property has one of the two following values.

SLEW=SLOW

SLEW=FAST

#### **Output Drive Strength Property**

The desired output drive strength can be additionally specified by choosing the appropriate library symbol. The Xilinx library also provides an alternative method for specifying this feature. For the LVTTL output buffers (OBUF, OBUFT, and IOBUF, the desired drive strength can be specified with the DRIVE= property. This property could have one of the following seven values.

DRIVE=2

DRIVE=4

DRIVE=6

DRIVE=8

DRIVE=12 (Default)

DRIVE=16

DRIVE=24

### **Design Considerations**

# Reference Voltage (V<sub>REF</sub>) Pins

Low-voltage I/O standards with a differential amplifier input buffer require an input reference voltage ( $V_{REF}$ ). Provide the  $V_{RFF}$  as an external signal to the device.

The voltage reference signal is "banked" within the device on a half-edge basis such that for all packages there are eight independent  $V_{REF}$  banks internally. See Figure 38 for a representation of the Virtex-E I/O banks. Within each bank approximately one of every six I/O pins is automatically configured as a  $V_{REF}$  input. After placing a differential amplifier input signal within a given  $V_{REF}$  bank, the same external source must drive all I/O pins configured as a  $V_{REF}$  input.

Within each  $V_{REF}$  bank, any input buffers that require a  $V_{REF}$  signal must be of the same type. Output buffers of any type and input buffers can be placed without requiring a reference voltage within the same  $V_{REF}$  bank.

## Output Drive Source Voltage (V<sub>CCO</sub>) Pins

Many of the low voltage I/O standards supported by SelectI/O devices require a different output drive source voltage ( $V_{\rm CCO}$ ). As a result each device can often have to support multiple output drive source voltages.

The Virtex-E series supports eight banks for the HQ and PQ packages. The CS package supports four  $V_{CCO}$  banks.

Output buffers within a given  $V_{CCO}$  bank must share the same output drive source voltage. Input buffers for LVTTL, LVCMOS2, LVCMOS18, PCI33\_3, and PCI 66\_3 use the  $V_{CCO}$  voltage for Input  $V_{CCO}$  voltage.

#### Transmission Line Effects

The delay of an electrical signal along a wire is dominated by the rise and fall times when the signal travels a short distance. Transmission line delays vary with inductance and capacitance, but a well-designed board can experience delays of approximately 180 ps per inch.

Transmission line effects, or reflections, typically start at 1.5" for fast (1.5 ns) rise and fall times. Poor (or non-existent) termination or changes in the transmission line impedance cause these reflections and can cause additional delay in longer traces. As system speeds continue to increase, the effect of I/O delays can become a limiting factor and therefore transmission line termination becomes increasingly more important.

#### Termination Techniques

A variety of termination techniques reduce the impact of transmission line effects.

The following are output termination techniques:

- None
- Series
- Parallel (Shunt)
- Series and Parallel (Series-Shunt)



#### **HSTL**

A sample circuit illustrating a valid termination technique for HSTL\_I appears in Figure 46. A sample circuit illustrating a valid termination technique for HSTL\_III appears in Figure 47.

Table 25: HSTL Class I Voltage Specification

Parameter	Min	Тур	Max		
V <sub>CCO</sub>	1.40	1.50	1.60		
V <sub>REF</sub>	0.68	0.75	0.90		
V <sub>TT</sub>	-	$V_{CCO} \times 0.5$	-		
V <sub>IH</sub>	V <sub>REF</sub> + 0.1	-	-		
V <sub>IL</sub>	-	-	V <sub>REF</sub> - 0.1		
V <sub>OH</sub>	V <sub>CCO</sub> - 0.4	-	-		
V <sub>OL</sub>			0.4		
I <sub>OH</sub> at V <sub>OH</sub> (mA)	-8	-	-		
I <sub>OL</sub> at V <sub>OL</sub> (mA)	8	-	-		

HSTL Class I




Figure 46: Terminated HSTL Class I

Table 26: HSTL Class III Voltage Specification

Parameter	Min	Тур	Max
V <sub>CCO</sub>	1.40	1.50	1.60
V <sub>REF</sub> <sup>(1)</sup>	-	0.90	-
V <sub>TT</sub>	-	V <sub>CCO</sub>	-
V <sub>IH</sub>	V <sub>REF</sub> + 0.1	-	-
V <sub>IL</sub>	-	-	V <sub>REF</sub> - 0.1
V <sub>OH</sub>	V <sub>CCO</sub> - 0.4	-	-
V <sub>OL</sub>	-	-	0.4
I <sub>OH</sub> at V <sub>OH</sub> (mA)	-8	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA)	24	-	-

Note: Per EIA/JESD8-6, "The value of V<sub>REF</sub> is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."

#### **HSTL Class III**




Figure 47: Terminated HSTL Class III

A sample circuit illustrating a valid termination technique for HSTL\_IV appears in Figure 48.

Table 27: HSTL Class IV Voltage Specification

Parameter	Min	Тур	Max
V <sub>CCO</sub>	1.40	1.50	1.60
V <sub>REF</sub>	-	0.90	-
V <sub>TT</sub>	-	V <sub>CCO</sub>	-
V <sub>IH</sub>	V <sub>REF</sub> + 0.1	-	-
V <sub>IL</sub>	-	-	V <sub>REF</sub> - 0.1
V <sub>OH</sub>	V <sub>CCO</sub> – 0.4	-	-
V <sub>OL</sub>	-	-	0.4
I <sub>OH</sub> at V <sub>OH</sub> (mA)	-8	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA)	48	-	-

Note: Per EIA/JESD8-6, "The value of  $V_{REF}$  is to be selected by the user to provide optimum noise margin in the use conditions specified by the user.

#### **HSTL Class IV**




Figure 48: Terminated HSTL Class IV



# **DC Characteristics**

# **Absolute Maximum Ratings**

Symbol	Description <sup>(1)</sup>		Units	
V <sub>CCINT</sub>	Internal Supply voltage relative to GND	-0.5 to 2.0	V	
V <sub>CCO</sub>	Supply voltage relative to GND	-0.5 to 4.0	V	
$V_{REF}$	Input Reference Voltage	-0.5 to 4.0	V	
V <sub>IN</sub> (3)	Input voltage relative to GND	-0.5 to V <sub>CCO</sub> +0.5	V	
$V_{TS}$	Voltage applied to 3-state output		-0.5 to 4.0	V
V <sub>CC</sub>	Longest Supply Voltage Rise Time from 0 V - 1.71 V	1	50	ms
T <sub>STG</sub>	Storage temperature (ambient)	-65 to +150	°C	
T <sub>J</sub>	Junction temperature (2) Plastic package		+125	°C

#### Notes:

- Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress
  ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
  is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time can affect device reliability.
- For soldering guidelines and thermal considerations, see the device packaging information on <u>www.xilinx.com</u>.
- 3. Inputs configured as PCI are fully PCI compliant. This statement takes precedence over any specification that would imply that the device is not PCI compliant.

# **Recommended Operating Conditions**

Symbol	Description	Min	Max	Units	
V <sub>CCINT</sub>	Internal Supply voltage relative to GND, $T_J = 0$ °C to +85 °C	Commercial	1.8 – 5%	1.8 + 5%	V
	Internal Supply voltage relative to GND, $T_J = -40 ^{\circ}\text{C}$ to +100 $^{\circ}\text{C}$	Industrial	1.8 – 5%	1.8 + 5%	V
.,	Supply voltage relative to GND, T <sub>J</sub> = 0 °C to +85 °C	Commercial	1.2	3.6	V
V <sub>CCO</sub>	Supply voltage relative to GND, $T_J = -40 ^{\circ}\text{C}$ to +100 $^{\circ}\text{C}$	Industrial	1.2	3.6	V
T <sub>IN</sub>	Input signal transition time	•		250	ns



# **IOB Input Switching Characteristics Standard Adjustments**

				Speed	Grade <sup>(1)</sup>		
Description	Symbol	Standard	Min	-8	-7	-6	Units
Data Input Delay Adjustments							
Standard-specific data input delay	T <sub>ILVTTL</sub>	LVTTL	0.0	0.0	0.0	0.0	ns
adjustments	T <sub>ILVCMOS2</sub>	LVCMOS2	-0.02	0.0	0.0	0.0	ns
	T <sub>ILVCMOS18</sub>	LVCMOS18	0.12	+0.20	+0.20	+0.20	ns
	T <sub>ILVDS</sub>	LVDS	0.00	+0.15	+0.15	+0.15	ns
	T <sub>ILVPECL</sub>	LVPECL	0.00	+0.15	+0.15	+0.15	ns
	T <sub>IPCI33_3</sub>	PCI, 33 MHz, 3.3 V	-0.05	+0.08	+0.08	+0.08	ns
	T <sub>IPCI66_3</sub>	PCI, 66 MHz, 3.3 V	-0.05	-0.11	-0.11	-0.11	ns
	T <sub>IGTL</sub>	GTL	+0.10	+0.14	+0.14	+0.14	ns
	T <sub>IGTLPLUS</sub>	GTL+	+0.06	+0.14	+0.14	+0.14	ns
	T <sub>IHSTL</sub>	HSTL	+0.02	+0.04	+0.04	+0.04	ns
	T <sub>ISSTL2</sub>	SSTL2	-0.04	+0.04	+0.04	+0.04	ns
	T <sub>ISSTL3</sub>	SSTL3	-0.02	+0.04	+0.04	+0.04	ns
	T <sub>ICTT</sub>	CTT	+0.01	+0.10	+0.10	+0.10	ns
	T <sub>IAGP</sub>	AGP	-0.03	+0.04	+0.04	+0.04	ns

#### Notes:

1. Input timing i for LVTTL is measured at 1.4 V. For other I/O standards, see Table 4.




Figure 1: Virtex-E Input/Output Block (IOB)



Table 12: BG432 — XCV300E, XCV400E, XCV600E

Table 12: I	BG432 — XCV300E, XCV400E, XC	CV600E	
Bank	Pin Description	Pin #	
6	10	AA30	
6	10	AC30	
6	10	AD29	
6	Ю	U31	
6	Ю	W28	
6	IO_L103N_YY	AJ30	
6	IO_L103P_YY	AH30	
6	IO_L104N	AG28	
6	IO_L104P	AH31	
6	IO_L105N_Y	AG29	
6	IO_L105P_Y	AG30	
6	IO_VREF_L106N_Y	AF28	
6	IO_L106P_Y	AG31	
6	IO_L107N	AF29	
6	IO_L107P	AF30	
6	IO_L108N_Y	AE28	
6	IO_L108P_Y	AF31	
6	IO_VREF_L109N_YY	AE30	
6	6 IO_L109P_YY		
6	IO_L110N_Y	AD30	
6	IO_L110P_Y	AD31	
6	IO_VREF_L111N_Y	AC28 <sup>1</sup>	
6	IO_L111P_Y	AC29	
6	IO_VREF_L112N_YY	AB28	
6	IO_L112P_YY	AB29	
6	IO_L113N_YY	AB31	
6	IO_L113P_YY	AA29	
6	IO_L114N_Y	Y28	
6	IO_L114P_Y	Y29	
6 IO_L115N_Y		Y30	
6	6 IO_L115P_Y		
6	IO_L116N_Y	W29	
6	IO_L116P_Y	W30	
6	IO_VREF_L117N_YY V2		
6	IO_L117P_YY	V29	
6	IO_L118N_Y	V30	

Table 12: BG432 — XCV300E, XCV400E, XCV600E

Bank	Pin #		
6	IO_L118P_Y	U29	
6	IO_VREF_L119N_Y	U28 <sup>2</sup>	
6	IO_L119P_Y	U30	
6	10	T30	
7	Ю	C30	
7	Ю	H29	
7	Ю	H31	
7	Ю	L29	
7	Ю	M31	
7	Ю	R28	
7	IO_L120N_YY	T31	
7	IO_L120P_YY	R29	
7	IO_L121N_Y	R30	
7	IO_VREF_L121P_Y	R31 <sup>2</sup>	
7	IO_L122N_Y	P29	
7	IO_L122P_Y	P28	
7	IO_L123N_YY	P30	
7	IO_VREF_L123P_YY	N30	
7	IO_L124N_Y		
7	IO_L124P_Y	N31	
7	IO_L125N_Y	M29	
7	IO_L125P_Y	M28	
7	IO_L126N_Y	M30	
7	IO_L126P_Y	L30	
7	IO_L127N_YY	K31	
7	IO_L127P_YY	K30	
7	IO_L128N_YY	K28	
7	IO_VREF_L128P_YY	J30	
7	IO_L129N_Y J29		
7	IO_VREF_L129P_Y	J28 <sup>1</sup>	
7	IO_L130N_Y H30		
7	IO_L130P_Y G30		
7	IO_L131N_YY H28		
7	IO_VREF_L131P_YY F		
7	IO_L132N_Y	G29	



*Table 16:* FG256 Package — XCV50E, XCV100E, XCV200E, XCV300E

Bank	Pin #	
7	IO_L74N_Y	G4
7	IO_VREF_L74P_Y	H3
7	IO_L75N_YY	G2
7	IO_L75P_YY	F5
7	IO_L76N	F4
7	IO_L76P	F1
7	IO_L77N_YY	G3
7	IO_L77P_YY	F2
7	IO_L78N_Y	E1
7	IO_VREF_L78P_Y	D1 <sup>1</sup>
7	IO_L79N	E4
7	IO_L79P	E2
7	IO_L80N_Y	F3
7	IO_VREF_L80P_Y	C1
7	IO_L81N_YY	D2
7	IO_L81P_YY	E3
7	IO_VREF_L82N	B1 <sup>2</sup>
7	IO_L82P	A2
2	CCLK	D15
3	DONE	R14
NA	DXN R-	
NA	DXP P	
NA	MO	N3
NA	M1	P2
NA	M2	R3
NA	PROGRAM	P15
NA	TCK C4	
NA	TDI A15	
2	TDO B14	
NA	TMS	D3
NA	VCCINT C3	
NA	VCCINT	C14
NA	VCCINT	D4

*Table 16:* FG256 Package — XCV50E, XCV100E, XCV200E, XCV300E

Bank	Pin Description	Pin #
NA	VCCINT	D13
NA	VCCINT	E5
NA	VCCINT	E12
NA	VCCINT	M5
NA	VCCINT	M12
NA	VCCINT	N4
NA	VCCINT	N13
NA	VCCINT	P3
NA	VCCINT	P14
0	VCCO	F8
0	VCCO	E8
1	VCCO	F9
1	VCCO	E9
2	VCCO	H12
2	VCCO	H11
3	VCCO	J12
3	VCCO	J11
4	VCCO	M9
4	VCCO	L9
5	VCCO	M8
5	VCCO	L8
6	VCCO	J6
6	VCCO	J5
7	VCCO	H6
7	VCCO	H5
NA	GND	T16
NA	GND	T1
NA	GND	R15
NA	GND	R2
NA	GND	L11
NA	GND	L10
NA	GND	L7
NA	GND	L6



Table 20: FG676 — XCV400E, XCV600E

Bank	Pin Description	Pin #
1	IO_L40P_YY	D20
1	IO_L41N_YY	F19
1	IO_VREF_L41P_YY	C21
1	IO_L42N_YY	B22
1	IO_L42P_YY	E20
1	IO_L43N_Y	A23
1	IO_L43P_Y	D21
1	IO_WRITE_L44N_YY	C22
1	IO_CS_L44P_YY	E21
2	Ю	D25 <sup>1</sup>
2	Ю	D26
2	Ю	E26
2	Ю	F26
2	IO	H26 <sup>1</sup>
2	Ю	K26 <sup>1</sup>
2	Ю	M25 <sup>1</sup>
2	IO	N26 <sup>1</sup>
2	IO_D1	K24
2	IO_DOUT_BUSY_L45P_YY	E23
2	IO_DIN_D0_L45N_YY	F22
2	IO_L46P_YY	E24
2	IO_L46N_YY	F20
2	IO_L47P_Y	G21
2	IO_L47N_Y	G22
2	IO_VREF_L48P_Y	F24
2	IO_L48N_Y	H20
2	IO_L49P_Y	E25
2	IO_L49N_Y	H21
2	IO_L50P_YY	F23
2	IO_L50N_YY	G23
2	IO_VREF_L51P_YY	H23
2	IO_L51N_YY	J20
2	IO_L52P_YY	G24
2	IO_L52N_YY	H22
2	IO_L53P_Y	J21
2	IO_L53N_Y	G25

*Table 20:* **FG676** — **XCV400E**, **XCV600E** 

Table 20: FG676 — XCV400E, XCV600E				
Bank	Pin Description	Pin #		
2	IO_VREF_L54P_Y	G26 <sup>2</sup>		
2	IO_L54N_Y	J22		
2	IO_L55P_YY	H24		
2	IO_L55N_YY	J23		
2	IO_L56P_YY	J24		
2	IO_VREF_L56N_YY	K20		
2	IO_D2_L57P_YY	K22		
2	IO_L57N_YY	K21		
2	IO_L58P_YY	H25		
2	IO_L58N_YY	K23		
2	IO_L59P_Y	L20		
2	IO_L59N_Y	J26		
2	IO_L60P_Y	K25		
2	IO_L60N_Y	L22		
2	IO_L61P_Y	L21		
2	IO_L61N_Y	L23		
2	IO_L62P_Y	M20		
2	IO_L62N_Y	L24		
2	IO_VREF_L63P_YY	M23		
2	IO_D3_L63N_YY	M22		
2	IO_L64P_YY	L26		
2	IO_L64N_YY	M21		
2	IO_L65P_Y	N19		
2	IO_L65N_Y	M24		
2	IO_VREF_L66P_Y	M26		
2	IO_L66N_Y	N20		
2	IO_L67P_YY	N24		
2	IO_L67N_YY	N21		
2	IO_L68P_YY	N23		
2	IO_L68N_YY	N22		
3	Ю	P24		
3	Ю	P26 <sup>1</sup>		
3	IO	R26 <sup>1</sup>		
3	IO	T26 <sup>1</sup>		
3	IO U26 <sup>1</sup>			
3	IO W25			



Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E

	Table 22.	FG080 - XCV000E, XCV 1000E, XCV 1000E	, XCV2000E		
Bank		Pin Description	Pin #		
	2	IO_L63N	G4		
	2	2 IO_L64P			
	2	IO_L64N			
	2	IO_VREF_L65P_Y	H4		
	2	IO_L65N_Y	E1		
	2	IO_L66P_YY	НЗ		
	2	IO_L66N_YY	F2		
	2	IO_L67P	J4		
	2	IO_L67N	F1		
	2	IO_L68P_Y	J3		
	2	IO_L68N_Y	G2		
	2	IO_VREF_L69P_YY	G1		
	2	IO_L69N_YY	K4		
	2	IO_L70P_YY	H2		
	2	IO_L70N_YY	K3		
	2 IO_VREF_L71P		H1 <sup>3</sup>		
	2 IO_L71N		L4		
	2 IO_L72P		J2		
	2 IO_L72N		L3		
	2	2 IO_VREF_L73P_YY			
	2	2 IO_L73N_YY			
	2 IO_L74P_YY		K2		
	2	IO_L74N_YY	N4		
	2	IO_L75P	K1		
	2	IO_L75N	N3		
	2	IO_VREF_L76P_YY	L2		
	2	IO_D1_L76N_YY	P4		
	2	IO_D2_L77P_YY	P3		
	2	IO_L77N_YY	L1		
	2 IO_L78P_Y		R4		
	2	2 IO_L78N_Y			
	2	IO_L79P	R3		
	2	IO_L79N	M1		
	2	IO_L80P	T4		
	2	IO_L80N	N2		
2 IO_VREF_L81P		IO_VREF_L81P_Y	N1 <sup>1</sup>		
			•		

Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E

Bank	Pin Description	Pin #
	-	ļ
2	IO_L81N_Y	T3
2	IO_L82P_YY	P2
2	IO_L82N_YY	U5
2	IO_L83P	P1
2	IO_L83N	U4
2	IO_L84P_Y	R2
2	IO_L84N_Y	U3
2	IO_VREF_L85P_YY	V5
2	IO_D3_L85N_YY	R1
2	IO_L86P_YY	V4
2	IO_L86N_YY	T2
2	IO_L87P	V3
2	IO_L87N	T1
2	IO_L88P	W4
2	IO_L88N	U2
2	IO_VREF_L89P_YY	W3
2	IO_L89N_YY	U1
2	IO_L90P_YY	AA3
2	IO_L90N_YY	V2
2	IO_VREF_L91P	AA4 <sup>2</sup>
2	IO_L91N	V1
2	IO_L92P_YY	AB2
2	IO_L92N_YY	W2
3	IO	AP3
3	IO	AT3
3	IO	AB3
3	IO_L93P	AB4
3	IO_VREF_L93N	W1 <sup>2</sup>
3	IO_L94P_YY	AB5
3	IO_L94N_YY	Y2
3	IO_L95P_YY	AC2
3	IO_VREF_L95N_YY	Y1
3	IO_L96P	AC3
3	IO_L96N	AA1
3	IO_L97P	AC4
	_	



Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

**Pin Description Bank** Pin# 0 IO\_L6N\_Y **A5** IO\_L6P\_Y 0 F8 IO\_L7N\_Y 0 D7 0 IO\_L7P\_Y N11 0 IO\_L8N\_YY G9 IO\_L8P\_YY 0 E8 0 IO\_VREF\_L9N\_YY A6 0 IO\_L9P\_YY J11 C7 0 IO\_L10N\_Y IO\_L10P\_Y 0 B7 0 IO\_L11N\_Y C8 0 IO L11P Y H<sub>10</sub> 0 IO\_L12N\_YY G10 0 IO\_L12P\_YY F10 0 IO\_VREF\_L13N\_YY **A8** 0 IO\_L13P\_YY H11 0 IO L14N D9<sup>4</sup> C93 IO\_L14P 0 0 IO\_L15N\_YY B9 0 IO\_L15P\_YY J12 E10<sup>4</sup> 0 IO\_L16N 0 IO\_VREF\_L16P Α9 0 IO\_L17N G11 IO\_L17P 0 B10 H12<sup>4</sup> 0 IO\_L18N\_YY 0 IO\_L18P\_YY C10<sup>4</sup> 0 IO\_L19N\_Y H13 0 IO\_L19P\_Y F11 IO\_L20N\_Y E11 0 0 IO\_L20P\_Y D11 B11<sup>4</sup> 0 IO\_L21N\_Y IO\_L21P\_Y G124 0 IO\_L22N\_YY F12 0 0 IO\_L22P\_YY C11 0 IO\_VREF\_L23N\_YY A10<sup>1</sup> 0 IO\_L23P\_YY D12 0 IO\_L24N\_Y E12

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

Table 26: FG900 — XCV600E, XCV1000E, XCV1600				
Bank	Pin Description	Pin #		
0	IO_L24P_Y	A11		
0	IO_L25N_Y	G13		
0	IO_L25P_Y	B12		
0	IO_L26N_YY	A12		
0	IO_L26P_YY	K13		
0	IO_VREF_L27N_YY	F13		
0	IO_L27P_YY	B13		
0	IO_L28N_Y	G14		
0	IO_L28P_Y	E13		
0	IO_L29N_Y	D14		
0	IO_L29P_Y	B14		
0	IO_L30N_YY	A14		
0	IO_L30P_YY	J14		
0	IO_VREF_L31N_YY	K14		
0	IO_L31P_YY	J15		
0	IO_L32N	B15 <sup>4</sup>		
0	IO_L32P	H15 <sup>3</sup>		
0	IO_VREF_L33N_YY	F15 <sup>2,3</sup>		
0	IO_L33P_YY	D15 <sup>4</sup>		
0	IO_LVDS_DLL_L34N	A15		
1	GCK2	E15		
1	IO	A25 <sup>4</sup>		
1	IO	B17 <sup>4</sup>		
1	IO	B18 <sup>4</sup>		
1	IO	C23 <sup>4</sup>		
1	IO	D16 <sup>4</sup>		
1	IO	D17 <sup>5</sup>		
1	IO	D23 <sup>4</sup>		
1	Ю	E19 <sup>4</sup>		
1	Ю	E24 <sup>5</sup>		
1	Ю	F22 <sup>4</sup>		
1	Ю	G17 <sup>5</sup>		
1	Ю	G20 <sup>4</sup>		
1	Ю	J16 <sup>4</sup>		
1	Ю	J17 <sup>4</sup>		
1	Ю	J19 <sup>5</sup>		



Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

Bank Pin Description		Pin #
	-	
NA	VCCO_0	C12
NA	VCCO_1	B25
NA	VCCO_1	C19
NA	VCCO_1	M18
NA	VCCO_1	M17
NA	VCCO_1	L17
NA	VCCO_1	H17
NA	VCCO_1	L16
NA	VCCO_1	M16
NA	VCCO_2	F29
NA	VCCO_2	M28
NA	VCCO_2	P23
NA	VCCO_2	R20
NA	VCCO_2	P20
NA	VCCO_2	R19
NA	VCCO_2	N19
NA	VCCO_2	P19
NA	VCCO_3	AE29
NA	VCCO_3	W28
NA	VCCO_3	U23
NA	VCCO_3	U20
NA	VCCO_3	T20
NA	VCCO_3	V19
NA	VCCO_3	T19
NA	VCCO_3	U19
NA	VCCO_4	AJ25
NA	VCCO_4	AH19
NA	VCCO_4	W18
NA	VCCO_4	AC17
NA	VCCO_4	Y17
NA	VCCO_4	W17
NA	VCCO_4	W16
NA	VCCO_4	Y16
NA	VCCO_5	AJ6
NA	VCCO_5	Y15
NA	VCCO_5	W15
NA	VCCO_5	AC14

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

Table 20. 1 G900 — ACVOOOL, ACV1000L, ACV100		
Bank	Pin Description	Pin #
NA	VCCO_5	Y14
NA	VCCO_5	W14
NA	VCCO_5	W13
NA	VCCO_5	AH12
NA	VCCO_6	AE2
NA	VCCO_6	V12
NA	VCCO_6	U12
NA	VCCO_6	T12
NA	VCCO_6	U11
NA	VCCO_6	T11
NA	VCCO_6	U8
NA	VCCO_6	W3
NA	VCCO_7	F2
NA	VCCO_7	R12
NA	VCCO_7	P12
NA	VCCO_7	N12
NA	VCCO_7	R11
NA	VCCO_7	P11
NA	VCCO_7	P8
NA	VCCO_7	М3
NA	GND	Y18
NA	GND	AH7
NA	GND	AK30
NA	GND	AJ30
NA	GND	B30
NA	GND	A30
NA	GND	AK29
NA	GND	AJ29
NA	GND	AC29
NA	GND	H29
NA	GND	B29
NA	GND	A29
NA	GND	AH28
NA	GND	V28
NA	GND	N28
NA	GND	C28



*Table 27:* FG900 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E

Ρ Other Ν Pair **Bank** Pin Pin AO **Functions** 120 3 **AA30** W24 4 121 3 **AA29** V20 1 Y27 122 3 W23 NA 123 Y26  $\sqrt{}$ 3 **AB30** D5  $\sqrt{}$ 124 3 V21 AA28 **VREF** 3 Y25 AA27 4 125 126 3 W22 Y23 4 127 3 Y24 4 AB28 **VREF**  $\sqrt{}$ 128 3 AC30 AA25 129 3 W21 AA24 2  $\sqrt{}$ 130 3 AB26 AD30  $\sqrt{}$ 131 3 Y22 AC27 **VREF** 3 2 132 AD28 AB25 133 3 AC26 AE30 4 - $\sqrt{}$ 134 3 AD27 AF30 135 3 AF29 AB24 1 **VREF** 3 AB23 4 136 AE28 137 3 AG30 AC25 3 -138 3 AE26 AG29 4 **VREF** 3 **AH30** AC24 1 139 140 3 AF28 AD25 NA - $\sqrt{}$ 141 3 AH29 AA22 INIT  $\sqrt{}$ 142 4 AF27 AK28 143 4 AG26 AH27 4 144 4 AD23 AJ27 2 AF25 2 145 4 AB21 **VREF** 146 4 AC22 AH26 2  $\sqrt{}$ AA21 147 4 AG25  $\sqrt{}$ 148 4 AJ26 AD22 **VREF** AA20 AH25 1 149 4 AC21 AF24 1 150 4 - $\sqrt{}$ 4 AG24 151 AK26  $\sqrt{}$ 152 4 AJ24 AF23 **VREF** 153 4 AE23 AB20 2

*Table 27:* **FG900 Differential Pin Pair Summary XCV600E**, **XCV1000E**, **XCV1600E** 

		P	N		Other
Pair	Bank	Pin	Pin	AO	Functions
154	4	AC20	AG23	2	-
155	4	AF22	AE22	√	-
156	4	AJ22	AG22	√	VREF
157	4	AK24	AD20	NA	-
158	4	AA19	AF21	4	-
159	4	AH22	AA18	NA	VREF
160	4	AG21	AK23	NA	-
161	4	AH21	AD19	4	-
162	4	AE20	AJ21	2	-
163	4	AG20	AF20	2	-
164	4	AC18	AF19	2	-
165	4	AJ20	AE19	V	-
166	4	AK22	AH20	√	VREF
167	4	AG19	AB17	1	-
168	4	AJ19	AD17	1	-
169	4	AA16	AA17	√	-
170	4	AK21	AB16	√	VREF
171	4	AG18	AK20	2	-
172	4	AK19	AD16	2	-
173	4	AE16	AE17	√	-
174	4	AG17	AJ17	√	VREF
175	4	AD15	AH17	NA	-
176	4	AG16	AK17	4	VREF
177	5	AF16	AH16	NA	IO_LVDS_DLL
178	5	AC15	AG15	4	VREF
179	5	AB15	AF15	√	-
180	5	AA15	AF14	√	VREF
181	5	AH15	AK15	√	-
182	5	AB14	AF13	2	-
183	5	AH14	AJ14	2	-
184	5	AE14	AG13	√	VREF
185	5	AK13	AD13	√	-
186	5	AE13	AF12	1	-
187	5	AC13	AA13	1	-



*Table 27:* FG900 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E

		Р	N		Other	
Pair	Bank	Pin	Pin	AO	Functions	
256	7	N6	M6	1	-	
257	7	N1	N5	4	-	
258	7	M5	M4	V	-	
259	7	M1	M2	1	VREF	
260	7	L2	L4	4	-	
261	7	L5	M7	3	-	
262	7	M8	L1	4	-	
263	7	M9	K2	1	-	
264	7	M10	L3	NA	-	
265	7	K1	K5	√	-	
266	7	K3	L6	√	VREF	
267	7	K4	L7	4	-	
268	7	J5	L8	4	-	
269	7	H4	K6	4	VREF	
270	7	K7	H1	4	-	
271	7	J2	J7	2	<del>-</del>	
272	7	G2	H5	V	-	
273	7	G5	L9	√	VREF	
274	7	K8	F3	1	-	
275	7	E1	G3	4	-	
276	7	E2	H6	V	-	
277	7	K9	E4	1	VREF	
278	7	F4	J8	4	-	
279	7	H7	D1	3	-	
280	7	C2	G6	4	VREF	
281	7	F5	D2	1	-	
282	7	K10	D3	4	-	

#### Notes:

- 1. AO in the XCV600E, 1000E.
- 2. AO in the XCV1000E.
- 3. AO in the XCV1600E.
- 4. AO in the XCV1000E, XCV1600E.

## FG1156 Fine-Pitch Ball Grid Array Package

XCV1000E, XCV1600E, XCV2000E, XCV2600E, and XCV3200E devices in the FG1156 fine-pitch Ball Grid Array package have footprint compatibility. Pins labeled IO\_VREF can be used as either  $V_{REF}$  or general I/O, unless indicated in the footnotes. If the pin is not used as  $V_{REF}$  it can be used as general I/O. Immediately following Table 28, see Table 29 for Differential Pair information.

*Table 28:* FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

Bank	Pin Description	Pin #
0	GCK3	E17
0	Ю	B4
0	Ю	В9
0	Ю	B10
0	Ю	D9 <sup>3</sup>
0	IO	D16
0	Ю	E7 <sup>3</sup>
0	Ю	E11 <sup>3</sup>
0	Ю	E13 <sup>3</sup>
0	Ю	E16 <sup>3</sup>
0	Ю	F17 <sup>3</sup>
0	Ю	J12 <sup>3</sup>
0	Ю	J13 <sup>3</sup>
0	Ю	J14 <sup>3</sup>
0	Ю	K11 <sup>3</sup>
0	IO_L0N_Y	F7
0	IO_L0P_Y	H9
0	IO_L1N_Y	C5
0	IO_L1P_Y	J10
0	IO_VREF_L2N_Y	E6
0	IO_L2P_Y	D6
0	IO_L3N_Y	A4
0	IO_L3P_Y	G8
0	IO_L4N_YY	C6
0	IO_L4P_YY	J11
0	IO_VREF_L5N_YY	G9
0	IO_L5P_YY	F8
0	IO_L6N_YY	A5 <sup>4</sup>



# *Table 29:* FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

Ρ Ν Other Pin Pair Bank Pin AO **Functions** 111 2 M31 R26 2600 1600 3200 1600 N30 P28 112 2 1000 2600 2000 2 N29 N33 **VREF** 113 1000 3200 2600 2 T25 N34 114 2000 1600 3200 2600 2 P34 115 R27 2000 1600 1000 3200 2600 P29 P31 116 2 1600 1000 3200 2600 2 P33 117 T26 2000 2600 2000 R34 R28 118 2 1000 2000 1600 N32 2 N31 D3 119 1000 2 P30 120 R33 2000 1600 \_ 3200 2600 121 2 R29 T34 2000 1600 1000 122 2 R30 T30 1000 2 T28 R31 3200 1600 123 \_ 3200 2600 T29 U27 124 2 1600 1000 2000 1600 125 2 T31 T33 **VREF** 1000 2000 1600 126 2 U28 T32 1000 3200 2600 127 2 U29 U33 **VREF** 1600 1000 3200 2600 128 2 V33 U31 2000 1600 1000 3200 2600 V26 V30 129 3 **VREF** 1600 1000 2000 1600 130 3 W34 V28 1000 2000 1600 131 3 W32 W30 **VREF** 1000

*Table 29:* FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

	P N			,	Other
Pair	Bank	Pin	Pin	AO	Functions
132	3	V29	Y34	3200 2600 1600 1000	-
133	3	W29	Y33	3200 1600	-
134	3	W26	W28	1000	-
135	3	Y31	Y30	3200 2600 2000 1600 1000	-
136	3	AA34	W31	2000 1600	-
137	3	AA33	Y29	2000 1600 1000	VREF
138	3	W25	AB34	2600 2000 1000	-
139	3	Y28	AB33	3200 2600 2000	-
140	3	AA30	Y26	3200 2600 1600 1000	-
141	3	Y27	AA31	3200 2600 2000 1600 1000	-
142	3	AA27	AA29	3200 2600 2000 1600	-
143	3	AB32	AB29	2600 2000 1000	VREF
144	3	AA28	AC34	3200 1600 1000	-
145	3	Y25	AD34	2600 1600	-
146	3	AB30	AC33	3200 2600 1600 1000	-
147	3	AA26	AC32	2000 1000	-
148	3	AD33	AB28	3200 2600 2000	-
149	3	AE34	AB27	3200 2600 2000 1600 1000	D5
150	3	AE33	AC30	2000 1600 1000	VREF
151	3	AA25	AE32	3200 1600 1000	-
152	3	AE31	AD29	3200 2600 2000 1600 1000	-