




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                       |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                              |
| Number of LABs/CLBs            | 1536                                                                                                                                  |
| Number of Logic Elements/Cells | 6912                                                                                                                                  |
| Total RAM Bits                 | 131072                                                                                                                                |
| Number of I/O                  | 312                                                                                                                                   |
| Number of Gates                | 411955                                                                                                                                |
| Voltage - Supply               | 1.71V ~ 1.89V                                                                                                                         |
| Mounting Type                  | Surface Mount                                                                                                                         |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                       |
| Package / Case                 | 456-BBGA                                                                                                                              |
| Supplier Device Package        | 456-FBGA (23x23)                                                                                                                      |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xcv300e-6fg456c">https://www.e-xfl.com/product-detail/xilinx/xcv300e-6fg456c</a> |

Table 1: Virtex-E Field-Programmable Gate Array Family Members

| Device   | System Gates | Logic Gates | CLB Array | Logic Cells | Differential I/O Pairs | User I/O | BlockRAM Bits | Distributed RAM Bits |
|----------|--------------|-------------|-----------|-------------|------------------------|----------|---------------|----------------------|
| XCV50E   | 71,693       | 20,736      | 16 x 24   | 1,728       | 83                     | 176      | 65,536        | 24,576               |
| XCV100E  | 128,236      | 32,400      | 20 x 30   | 2,700       | 83                     | 196      | 81,920        | 38,400               |
| XCV200E  | 306,393      | 63,504      | 28 x 42   | 5,292       | 119                    | 284      | 114,688       | 75,264               |
| XCV300E  | 411,955      | 82,944      | 32 x 48   | 6,912       | 137                    | 316      | 131,072       | 98,304               |
| XCV400E  | 569,952      | 129,600     | 40 x 60   | 10,800      | 183                    | 404      | 163,840       | 153,600              |
| XCV600E  | 985,882      | 186,624     | 48 x 72   | 15,552      | 247                    | 512      | 294,912       | 221,184              |
| XCV1000E | 1,569,178    | 331,776     | 64 x 96   | 27,648      | 281                    | 660      | 393,216       | 393,216              |
| XCV1600E | 2,188,742    | 419,904     | 72 x 108  | 34,992      | 344                    | 724      | 589,824       | 497,664              |
| XCV2000E | 2,541,952    | 518,400     | 80 x 120  | 43,200      | 344                    | 804      | 655,360       | 614,400              |
| XCV2600E | 3,263,755    | 685,584     | 92 x 138  | 57,132      | 344                    | 804      | 753,664       | 812,544              |
| XCV3200E | 4,074,387    | 876,096     | 104 x 156 | 73,008      | 344                    | 804      | 851,968       | 1,038,336            |

## Virtex-E Compared to Virtex Devices

The Virtex-E family offers up to 43,200 logic cells in devices up to 30% faster than the Virtex family.

I/O performance is increased to 622 Mb/s using Source Synchronous data transmission architectures and synchronous system performance up to 240 MHz using singled-ended SelectI/O technology. Additional I/O standards are supported, notably LVPECL, LVDS, and BLVDS, which use two pins per signal. Almost all signal pins can be used for these new standards.

Virtex-E devices have up to 640 Kb of faster (250 MHz) block SelectRAM, but the individual RAMs are the same size and structure as in the Virtex family. They also have eight DLLs instead of the four in Virtex devices. Each individual DLL is slightly improved with easier clock mirroring and 4x frequency multiplication.

$V_{CCINT}$ , the supply voltage for the internal logic and memory, is 1.8 V, instead of 2.5 V for Virtex devices. Advanced processing and 0.18  $\mu$ m design rules have resulted in smaller dice, faster speed, and lower power consumption.

I/O pins are 3 V tolerant, and can be 5 V tolerant with an external 100  $\Omega$  resistor. PCI 5 V is not supported. With the addition of appropriate external resistors, any pin can tolerate any voltage desired.

Banking rules are different. With Virtex devices, all input buffers are powered by  $V_{CCINT}$ . With Virtex-E devices, the LVTTTL, LVCMOS2, and PCI input buffers are powered by the I/O supply voltage  $V_{CCO}$ .

The Virtex-E family is not bitstream-compatible with the Virtex family, but Virtex designs can be compiled into equivalent Virtex-E devices.

The same device in the same package for the Virtex-E and Virtex families are pin-compatible with some minor exceptions. See the data sheet pinout section for details.

## General Description

The Virtex-E FPGA family delivers high-performance, high-capacity programmable logic solutions. Dramatic increases in silicon efficiency result from optimizing the new architecture for place-and-route efficiency and exploiting an aggressive 6-layer metal 0.18  $\mu$ m CMOS process. These advances make Virtex-E FPGAs powerful and flexible alternatives to mask-programmed gate arrays. The Virtex-E family includes the nine members in Table 1.

Building on experience gained from Virtex FPGAs, the Virtex-E family is an evolutionary step forward in programmable logic design. Combining a wide variety of programmable system features, a rich hierarchy of fast, flexible interconnect resources, and advanced process technology, the Virtex-E family delivers a high-speed and high-capacity programmable logic solution that enhances design flexibility while reducing time-to-market.

## Virtex-E Architecture

Virtex-E devices feature a flexible, regular architecture that comprises an array of configurable logic blocks (CLBs) surrounded by programmable input/output blocks (IOBs), all interconnected by a rich hierarchy of fast, versatile routing




Figure 31: Dual-Port Block SelectRAM+ Memory




Figure 32: Single-Port Block SelectRAM+ Memory

Table 14: Available Library Primitives

| Primitive     | Port A Width | Port B Width |
|---------------|--------------|--------------|
| RAMB4_S1      | 1            | N/A          |
| RAMB4_S1_S1   |              | 1            |
| RAMB4_S1_S2   |              | 2            |
| RAMB4_S1_S4   |              | 4            |
| RAMB4_S1_S8   |              | 8            |
| RAMB4_S1_S16  |              | 16           |
| RAMB4_S2      | 2            | N/A          |
| RAMB4_S2_S2   |              | 2            |
| RAMB4_S2_S4   |              | 4            |
| RAMB4_S2_S8   |              | 8            |
| RAMB4_S2_S16  |              | 16           |
| RAMB4_S4      | 4            | N/A          |
| RAMB4_S4_S4   |              | 4            |
| RAMB4_S4_S8   |              | 8            |
| RAMB4_S4_S16  |              | 16           |
| RAMB4_S8      | 8            | N/A          |
| RAMB4_S8_S8   |              | 8            |
| RAMB4_S8_S16  |              | 16           |
| RAMB4_S16     | 16           | N/A          |
| RAMB4_S16_S16 |              | 16           |

## Port Signals

Each block SelectRAM+ port operates independently of the others while accessing the same set of 4096 memory cells.

Table 15 describes the depth and width aspect ratios for the block SelectRAM+ memory.

Table 15: Block SelectRAM+ Port Aspect Ratios

| Width | Depth | ADDR Bus   | Data Bus   |
|-------|-------|------------|------------|
| 1     | 4096  | ADDR<11:0> | DATA<0>    |
| 2     | 2048  | ADDR<10:0> | DATA<1:0>  |
| 4     | 1024  | ADDR<9:0>  | DATA<3:0>  |
| 8     | 512   | ADDR<8:0>  | DATA<7:0>  |
| 16    | 256   | ADDR<7:0>  | DATA<15:0> |

### Clock—CLK[A/B]

Each port is fully synchronous with independent clock pins. All port input pins have setup time referenced to the port CLK pin. The data output bus has a clock-to-out time referenced to the CLK pin.

### Enable—EN[A/B]

The enable pin affects the read, write and reset functionality of the port. Ports with an inactive enable pin keep the output pins in the previous state and do not write data to the memory cells.

### Write Enable—WE[A/B]

Activating the write enable pin allows the port to write to the memory cells. When active, the contents of the data input bus are written to the RAM at the address pointed to by the address bus, and the new data also reflects on the data out bus. When inactive, a read operation occurs and the contents of the memory cells referenced by the address bus reflect on the data out bus.

### Reset—RST[A/B]

The reset pin forces the data output bus latches to zero synchronously. This does not affect the memory cells of the RAM and does not disturb a write operation on the other port.

### Address Bus—ADDR[A/B]<#:0>

The address bus selects the memory cells for read or write. The width of the port determines the required width of this bus as shown in Table 15.

### Data In Bus—DI[A/B]<#:0>

The data in bus provides the new data value to be written into the RAM. This bus and the port have the same width, as shown in Table 15.

## VHDL Initialization Example

```

library IEEE;
use IEEE.std_logic_1164.all;

entity MYMEM is
port (CLK, WE:in std_logic;
ADDR: in std_logic_vector(8 downto 0);
DIN: in std_logic_vector(7 downto 0);
DOUT: out std_logic_vector(7 downto 0));
end MYMEM;

architecture BEHAVE of MYMEM is
signal logic0, logic1: std_logic;

component RAMB4_S8
--synopsys translate_off
generic( INIT_00,INIT_01, INIT_02, INIT_03, INIT_04, INIT_05, INIT_06, INIT_07,
INIT_08, INIT_09, INIT_0a, INIT_0b, INIT_0c, INIT_0d, INIT_0e, INIT_0f : BIT_VECTOR(255
downto 0)
:= X"0000000000000000000000000000000000000000000000000000000000000000");
--synopsys translate_on
port (WE, EN, RST, CLK: in STD_LOGIC;
ADDR: in STD_LOGIC_VECTOR(8 downto 0);
DI: in STD_LOGIC_VECTOR(7 downto 0);
DO: out STD_LOGIC_VECTOR(7 downto 0));
end component;

--synopsys dc_script_begin
--set_attribute ram0 INIT_00
"0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF" -type string
--set_attribute ram0 INIT_01
"FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210" -type string
--synopsys dc_script_end

begin
logic0 <='0';
logic1 <='1';

ram0: RAMB4_S8
--synopsys translate_off
generic map (
INIT_00 => X"0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF",
INIT_01 => X"FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210")
--synopsys translate_on
port map (WE=>WE, EN=>logic1, RST=>logic0, CLK=>CLK,ADDR=>ADDR, DI=>DIN, DO=>DOUT);
end BEHAVE;

```

## LVTTL

LVTTL requires no termination. DC voltage specifications appears in [Table 34](#).

Table 34: LVTTL Voltage Specifications

| Parameter                 | Min  | Typ | Max |
|---------------------------|------|-----|-----|
| $V_{CCO}$                 | 3.0  | 3.3 | 3.6 |
| $V_{REF}$                 | -    | -   | -   |
| $V_{TT}$                  | -    | -   | -   |
| $V_{IH}$                  | 2.0  | -   | 3.6 |
| $V_{IL}$                  | -0.5 | -   | 0.8 |
| $V_{OH}$                  | 2.4  | -   | -   |
| $V_{OL}$                  | -    | -   | 0.4 |
| $I_{OH}$ at $V_{OH}$ (mA) | -24  | -   | -   |
| $I_{OL}$ at $V_{OL}$ (mA) | 24   | -   | -   |

### Notes:

- Note:  $V_{OL}$  and  $V_{OH}$  for lower drive currents sample tested.

## LVC MOS2

LVC MOS2 requires no termination. DC voltage specifications appear in [Table 35](#).

Table 35: LVC MOS2 Voltage Specifications

| Parameter                 | Min  | Typ | Max |
|---------------------------|------|-----|-----|
| $V_{CCO}$                 | 2.3  | 2.5 | 2.7 |
| $V_{REF}$                 | -    | -   | -   |
| $V_{TT}$                  | -    | -   | -   |
| $V_{IH}$                  | 1.7  | -   | 3.6 |
| $V_{IL}$                  | -0.5 | -   | 0.7 |
| $V_{OH}$                  | 1.9  | -   | -   |
| $V_{OL}$                  | -    | -   | 0.4 |
| $I_{OH}$ at $V_{OH}$ (mA) | -12  | -   | -   |
| $I_{OL}$ at $V_{OL}$ (mA) | 12   | -   | -   |

## LVC MOS18

LVC MOS18 does not require termination. [Table 36](#) lists DC voltage specifications.

Table 36: LVC MOS18 Voltage Specifications

| Parameter                 | Min                   | Typ  | Max                  |
|---------------------------|-----------------------|------|----------------------|
| $V_{CCO}$                 | 1.70                  | 1.80 | 1.90                 |
| $V_{REF}$                 | -                     | -    | -                    |
| $V_{TT}$                  | -                     | -    | -                    |
| $V_{IH}$                  | $0.65 \times V_{CCO}$ | -    | 1.95                 |
| $V_{IL}$                  | -0.5                  | -    | $0.2 \times V_{CCO}$ |
| $V_{OH}$                  | $V_{CCO} - 0.4$       | -    | -                    |
| $V_{OL}$                  | -                     | -    | 0.4                  |
| $I_{OH}$ at $V_{OH}$ (mA) | -8                    | -    | -                    |
| $I_{OL}$ at $V_{OL}$ (mA) | 8                     | -    | -                    |

## AGP-2X

The specification for the AGP-2X standard does not document a recommended termination technique. DC voltage specifications appear in [Table 37](#).

Table 37: AGP-2X Voltage Specifications

| Parameter                          | Min    | Typ  | Max  |
|------------------------------------|--------|------|------|
| $V_{CCO}$                          | 3.0    | 3.3  | 3.6  |
| $V_{REF} = N \times V_{CCO}^{(1)}$ | 1.17   | 1.32 | 1.48 |
| $V_{TT}$                           | -      | -    | -    |
| $V_{IH} = V_{REF} + 0.2$           | 1.37   | 1.52 | -    |
| $V_{IL} = V_{REF} - 0.2$           | -      | 1.12 | 1.28 |
| $V_{OH} = 0.9 \times V_{CCO}$      | 2.7    | 3.0  | -    |
| $V_{OL} = 0.1 \times V_{CCO}$      | -      | 0.33 | 0.36 |
| $I_{OH}$ at $V_{OH}$ (mA)          | Note 2 | -    | -    |
| $I_{OL}$ at $V_{OL}$ (mA)          | Note 2 | -    | -    |

### Notes:

- N must be greater than or equal to 0.39 and less than or equal to 0.41.
- Tested according to the relevant specification.

## Virtex-E Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Virtex-E devices unless otherwise noted.

### IOB Input Switching Characteristics

Input delays associated with the pad are specified for LVTTTL levels in [Table 2](#). For other standards, adjust the delays with the values shown in [IOB Input Switching Characteristics Standard Adjustments, page 8](#).

Table 2: IOB Input Switching Characteristics

|                                                    |                     |          | Speed Grade <sup>(1)</sup> |     |         |     | Units   |
|----------------------------------------------------|---------------------|----------|----------------------------|-----|---------|-----|---------|
| Description <sup>(2)</sup>                         | Symbol              | Device   | Min                        | -8  | -7      | -6  |         |
| Propagation Delays                                 |                     |          |                            |     |         |     |         |
| Pad to I output, no delay                          | T <sub>IOPI</sub>   | All      | 0.43                       | 0.8 | 0.8     | 0.8 | ns, max |
| Pad to I output, with delay                        | T <sub>IOPID</sub>  | XCV50E   | 0.51                       | 1.0 | 1.0     | 1.0 | ns, max |
|                                                    |                     | XCV100E  | 0.51                       | 1.0 | 1.0     | 1.0 | ns, max |
|                                                    |                     | XCV200E  | 0.51                       | 1.0 | 1.0     | 1.0 | ns, max |
|                                                    |                     | XCV300E  | 0.51                       | 1.0 | 1.0     | 1.0 | ns, max |
|                                                    |                     | XCV400E  | 0.51                       | 1.0 | 1.0     | 1.0 | ns, max |
|                                                    |                     | XCV600E  | 0.51                       | 1.0 | 1.0     | 1.0 | ns, max |
|                                                    |                     | XCV1000E | 0.55                       | 1.1 | 1.1     | 1.1 | ns, max |
|                                                    |                     | XCV1600E | 0.55                       | 1.1 | 1.1     | 1.1 | ns, max |
|                                                    |                     | XCV2000E | 0.55                       | 1.1 | 1.1     | 1.1 | ns, max |
|                                                    |                     | XCV2600E | 0.55                       | 1.1 | 1.1     | 1.1 | ns, max |
| XCV3200E                                           | 0.55                | 1.1      | 1.1                        | 1.1 | ns, max |     |         |
| Pad to output IQ via transparent latch, no delay   | T <sub>IOPLI</sub>  | All      | 0.8                        | 1.4 | 1.5     | 1.6 | ns, max |
| Pad to output IQ via transparent latch, with delay | T <sub>IOPLID</sub> | XCV50E   | 1.31                       | 2.9 | 3.0     | 3.1 | ns, max |
|                                                    |                     | XCV100E  | 1.31                       | 2.9 | 3.0     | 3.1 | ns, max |
|                                                    |                     | XCV200E  | 1.39                       | 3.1 | 3.2     | 3.3 | ns, max |
|                                                    |                     | XCV300E  | 1.39                       | 3.1 | 3.2     | 3.3 | ns, max |
|                                                    |                     | XCV400E  | 1.43                       | 3.2 | 3.3     | 3.4 | ns, max |
|                                                    |                     | XCV600E  | 1.55                       | 3.5 | 3.6     | 3.7 | ns, max |
|                                                    |                     | XCV1000E | 1.55                       | 3.5 | 3.6     | 3.7 | ns, max |
|                                                    |                     | XCV1600E | 1.59                       | 3.6 | 3.7     | 3.8 | ns, max |
|                                                    |                     | XCV2000E | 1.59                       | 3.6 | 3.7     | 3.8 | ns, max |
|                                                    |                     | XCV2600E | 1.59                       | 3.6 | 3.7     | 3.8 | ns, max |
| XCV3200E                                           | 1.59                | 3.6      | 3.7                        | 3.8 | ns, max |     |         |

## IOB Input Switching Characteristics Standard Adjustments

|                                                |                        |                    | Speed Grade <sup>(1)</sup> |       |       |       | Units |
|------------------------------------------------|------------------------|--------------------|----------------------------|-------|-------|-------|-------|
| Description                                    | Symbol                 | Standard           | Min                        | -8    | -7    | -6    |       |
| Data Input Delay Adjustments                   |                        |                    |                            |       |       |       |       |
| Standard-specific data input delay adjustments | T <sub>ILVTTL</sub>    | LVTTL              | 0.0                        | 0.0   | 0.0   | 0.0   | ns    |
|                                                | T <sub>ILVCMOS2</sub>  | LVC MOS2           | −0.02                      | 0.0   | 0.0   | 0.0   | ns    |
|                                                | T <sub>ILVCMOS18</sub> | LVC MOS18          | 0.12                       | +0.20 | +0.20 | +0.20 | ns    |
|                                                | T <sub>ILVDS</sub>     | LVDS               | 0.00                       | +0.15 | +0.15 | +0.15 | ns    |
|                                                | T <sub>ILVPECL</sub>   | LVPECL             | 0.00                       | +0.15 | +0.15 | +0.15 | ns    |
|                                                | T <sub>IPCI33_3</sub>  | PCI, 33 MHz, 3.3 V | −0.05                      | +0.08 | +0.08 | +0.08 | ns    |
|                                                | T <sub>IPCI66_3</sub>  | PCI, 66 MHz, 3.3 V | −0.05                      | −0.11 | −0.11 | −0.11 | ns    |
|                                                | T <sub>IGTL</sub>      | GTL                | +0.10                      | +0.14 | +0.14 | +0.14 | ns    |
|                                                | T <sub>IGTLPLUS</sub>  | GTL+               | +0.06                      | +0.14 | +0.14 | +0.14 | ns    |
|                                                | T <sub>IHSTL</sub>     | HSTL               | +0.02                      | +0.04 | +0.04 | +0.04 | ns    |
|                                                | T <sub>ISSTL2</sub>    | SSTL2              | −0.04                      | +0.04 | +0.04 | +0.04 | ns    |
|                                                | T <sub>ISSTL3</sub>    | SSTL3              | −0.02                      | +0.04 | +0.04 | +0.04 | ns    |
|                                                | T <sub>ICTT</sub>      | CTT                | +0.01                      | +0.10 | +0.10 | +0.10 | ns    |
|                                                | T <sub>IAGP</sub>      | AGP                | −0.03                      | +0.04 | +0.04 | +0.04 | ns    |

**Notes:**

- Input timing  $t_i$  for LVTTL is measured at 1.4 V. For other I/O standards, see [Table 4](#).




Figure 1: Virtex-E Input/Output Block (IOB)

## Global Clock Input to Output Delay for LVTTTL, 12 mA, Fast Slew Rate, *without* DLL

| Description <sup>(1)</sup>                                                                                                                                                                                                                                                           | Symbol             | Device   | Speed Grade <sup>(2)</sup> |     |     |     | Units |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|----------|----------------------------|-----|-----|-----|-------|
|                                                                                                                                                                                                                                                                                      |                    |          | Min                        | -8  | -7  | -6  |       |
| LVTTTL Global Clock Input to Output Delay using Output Flip-flop, 12 mA, Fast Slew Rate, <i>without</i> DLL. For data <i>output</i> with different standards, adjust the delays with the values shown in <b>IOB Output Switching Characteristics Standard Adjustments</b> , page 10. | T <sub>ICKOF</sub> | XCV50E   | 1.5                        | 4.2 | 4.4 | 4.6 | ns    |
|                                                                                                                                                                                                                                                                                      |                    | XCV100E  | 1.5                        | 4.2 | 4.4 | 4.6 | ns    |
|                                                                                                                                                                                                                                                                                      |                    | XCV200E  | 1.5                        | 4.3 | 4.5 | 4.7 | ns    |
|                                                                                                                                                                                                                                                                                      |                    | XCV300E  | 1.5                        | 4.3 | 4.5 | 4.7 | ns    |
|                                                                                                                                                                                                                                                                                      |                    | XCV400E  | 1.5                        | 4.4 | 4.6 | 4.8 | ns    |
|                                                                                                                                                                                                                                                                                      |                    | XCV600E  | 1.6                        | 4.5 | 4.7 | 4.9 | ns    |
|                                                                                                                                                                                                                                                                                      |                    | XCV1000E | 1.7                        | 4.6 | 4.8 | 5.0 | ns    |
|                                                                                                                                                                                                                                                                                      |                    | XCV1600E | 1.8                        | 4.7 | 4.9 | 5.1 | ns    |
|                                                                                                                                                                                                                                                                                      |                    | XCV2000E | 1.8                        | 4.8 | 5.0 | 5.2 | ns    |
|                                                                                                                                                                                                                                                                                      |                    | XCV2600E | 2.0                        | 5.0 | 5.2 | 5.4 | ns    |
|                                                                                                                                                                                                                                                                                      |                    | XCV3200E | 2.2                        | 5.2 | 5.4 | 5.6 | ns    |

### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Output timing is measured at 50% V<sub>CC</sub> threshold with 35 pF external capacitive load. For other I/O standards and different loads, see [Table 3](#) and [Table 4](#).



## Global Clock Set-Up and Hold for LVTTL Standard, *without* DLL

| Description <sup>(1)</sup>                                                                                                                                                                                                                                | Symbol                               | Device   | Speed Grade <sup>(2, 3)</sup> |         |         |         | Units |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|----------|-------------------------------|---------|---------|---------|-------|
|                                                                                                                                                                                                                                                           |                                      |          | Min                           | -8      | -7      | -6      |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in <b>IOB Input Switching Characteristics Standard Adjustments</b> , page 8. |                                      |          |                               |         |         |         |       |
| Full Delay<br><br>Global Clock and IFF, without DLL                                                                                                                                                                                                       | T <sub>PSFD</sub> /T <sub>PHFD</sub> | XCV50E   | 1.8 / 0                       | 1.8 / 0 | 1.8 / 0 | 1.8 / 0 | ns    |
|                                                                                                                                                                                                                                                           |                                      | XCV100E  | 1.8 / 0                       | 1.8 / 0 | 1.8 / 0 | 1.8 / 0 | ns    |
|                                                                                                                                                                                                                                                           |                                      | XCV200E  | 1.9 / 0                       | 1.9 / 0 | 1.9 / 0 | 1.9 / 0 | ns    |
|                                                                                                                                                                                                                                                           |                                      | XCV300E  | 2.0 / 0                       | 2.0 / 0 | 2.0 / 0 | 2.0 / 0 | ns    |
|                                                                                                                                                                                                                                                           |                                      | XCV400E  | 2.0 / 0                       | 2.0 / 0 | 2.0 / 0 | 2.0 / 0 | ns    |
|                                                                                                                                                                                                                                                           |                                      | XCV600E  | 2.1 / 0                       | 2.1 / 0 | 2.1 / 0 | 2.1 / 0 | ns    |
|                                                                                                                                                                                                                                                           |                                      | XCV1000E | 2.3 / 0                       | 2.3 / 0 | 2.3 / 0 | 2.3 / 0 | ns    |
|                                                                                                                                                                                                                                                           |                                      | XCV1600E | 2.5 / 0                       | 2.5 / 0 | 2.5 / 0 | 2.5 / 0 | ns    |
|                                                                                                                                                                                                                                                           |                                      | XCV2000E | 2.5 / 0                       | 2.5 / 0 | 2.5 / 0 | 2.5 / 0 | ns    |
|                                                                                                                                                                                                                                                           |                                      | XCV2600E | 2.7 / 0                       | 2.7 / 0 | 2.7 / 0 | 2.7 / 0 | ns    |
|                                                                                                                                                                                                                                                           |                                      | XCV3200E | 2.8 / 0                       | 2.8 / 0 | 2.8 / 0 | 2.8 / 0 | ns    |

### Notes:

1. IFF = Input Flip-Flop or Latch
2. Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.
3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

## DLL Clock Tolerance, Jitter, and Phase Information

All DLL output jitter and phase specifications determined through statistical measurement at the package pins using a clock mirror configuration and matched drivers.

| Description                                                              | Symbol       | $F_{CLKIN}$ | CLKDLLHF |       | CLKDLL |       | Units |
|--------------------------------------------------------------------------|--------------|-------------|----------|-------|--------|-------|-------|
|                                                                          |              |             | Min      | Max   | Min    | Max   |       |
| Input Clock Period Tolerance                                             | $T_{IPTOL}$  |             | -        | 1.0   | -      | 1.0   | ns    |
| Input Clock Jitter Tolerance (Cycle to Cycle)                            | $T_{IJITCC}$ |             | -        | ± 150 | -      | ± 300 | ps    |
| Time Required for DLL to Acquire Lock <sup>(6)</sup>                     | $T_{LOCK}$   | > 60 MHz    | -        | 20    | -      | 20    | μs    |
|                                                                          |              | 50 - 60 MHz | -        | -     | -      | 25    | μs    |
|                                                                          |              | 40 - 50 MHz | -        | -     | -      | 50    | μs    |
|                                                                          |              | 30 - 40 MHz | -        | -     | -      | 90    | μs    |
|                                                                          |              | 25 - 30 MHz | -        | -     | -      | 120   | μs    |
| Output Jitter (cycle-to-cycle) for any DLL Clock Output <sup>(1)</sup>   | $T_{OJITCC}$ |             |          | ± 60  |        | ± 60  | ps    |
| Phase Offset between CLKIN and CLKO <sup>(2)</sup>                       | $T_{PHIO}$   |             |          | ± 100 |        | ± 100 | ps    |
| Phase Offset between Clock Outputs on the DLL <sup>(3)</sup>             | $T_{PHOO}$   |             |          | ± 140 |        | ± 140 | ps    |
| Maximum Phase Difference between CLKIN and CLKO <sup>(4)</sup>           | $T_{PHIOM}$  |             |          | ± 160 |        | ± 160 | ps    |
| Maximum Phase Difference between Clock Outputs on the DLL <sup>(5)</sup> | $T_{PHOOM}$  |             |          | ± 200 |        | ± 200 | ps    |

### Notes:

- Output Jitter** is cycle-to-cycle jitter measured on the DLL output clock and is based on a maximum tap delay resolution, *excluding* input clock jitter.
- Phase Offset between CLKIN and CLKO** is the worst-case fixed time difference between rising edges of CLKIN and CLKO, *excluding* Output Jitter and input clock jitter.
- Phase Offset between Clock Outputs on the DLL** is the worst-case fixed time difference between rising edges of any two DLL outputs, *excluding* Output Jitter and input clock jitter.
- Maximum Phase Difference between CLKIN and CLKO** is the sum of Output Jitter and Phase Offset between CLKIN and CLKO, or the greatest difference between CLKIN and CLKO rising edges due to DLL alone (*excluding* input clock jitter).
- Maximum Phase Difference between Clock Outputs on the DLL** is the sum of Output Jitter and Phase Offset between any DLL clock outputs, or the greatest difference between any two DLL output rising edges due to DLL alone (*excluding* input clock jitter).
- Add 30% to the value for industrial grade parts.

## Pinout Differences Between Virtex and Virtex-E Families

The same device in the same package for the Virtex-E and Virtex families are pin-compatible with some minor exceptions, listed in [Table 1](#).

### XCV200E Device, FG456 Package

The Virtex-E XCV200E has two I/O pins swapped with the Virtex XCV200 to accommodate differential clock pairing.

### XCV400E Device, FG676 Package

The Virtex-E XCV400E has two I/O pins swapped with the Virtex XCV400 to accommodate differential clock pairing.

### All Devices, PQ240 and HQ240 Packages

The Virtex devices in PQ240 and HQ240 packages do not have  $V_{CCO}$  banking, but Virtex-E devices do. To achieve this, eight Virtex I/O pins (P232, P207, P176, P146, P116, P85, P55, and P25) are now  $V_{CCO}$  pins in the Virtex-E family. This change also requires one Virtex I/O or VREF pin to be swapped with a standard I/O pin.

Additionally, accommodating differential clock input pairs in Virtex-E caused some  $IO\_V_{REF}$  differences in the XCV400E and XCV600E devices only. Virtex  $IO\_V_{REF}$  pins P215 and P87 are Virtex-E  $IO\_V_{REF}$  pins P216 and P86, respectively. Virtex-E pins P215 and P87 are  $IO\_DLL$ .

Table 1: Pinout Differences Summary

| Part       | Package     | Pins                                            | Virtex        | Virtex-E        |
|------------|-------------|-------------------------------------------------|---------------|-----------------|
| XCV200     | FG456       | E11, U11                                        | I/O           | No Connect      |
|            |             | B11, AA11                                       | No Connect    | $IO\_LVDS\_DLL$ |
| XCV400     | FG676       | D13, Y13                                        | I/O           | No Connect      |
|            |             | B13, AF13                                       | No Connect    | $IO\_LVDS\_DLL$ |
| XCV400/600 | PQ240/HQ240 | P215, P87                                       | $IO\_V_{REF}$ | $IO\_LVDS\_DLL$ |
|            |             | P216, P86                                       | I/O           | $IO\_V_{REF}$   |
| All        | PQ240/HQ240 | P232, P207, P176, P146, P116, P85, P55, and P25 | I/O           | $V_{CCO}$       |
|            |             | P231                                            | I/O           | $IO\_V_{REF}$   |

Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin# | See Note |
|------|-----------------|------|----------|
| 3    | IO_D4_L73P_YY   | W4   |          |
| 3    | IO_VREF_L73N_YY | W5   |          |
| 3    | IO_L74P_Y       | Y3   |          |
| 3    | IO_L74N_Y       | Y4   |          |
| 3    | IO_L75P_Y       | AA1  |          |
| 3    | IO_L75N_Y       | Y5   |          |
| 3    | IO_L76P_Y       | AA3  |          |
| 3    | IO_VREF_L76N_Y  | AA4  | 3        |
| 3    | IO_L77P_Y       | AB3  |          |
| 3    | IO_L77N_Y       | AA5  |          |
| 3    | IO_L78P_Y       | AC1  |          |
| 3    | IO_L78N_Y       | AB4  |          |
| 3    | IO_L79P_YY      | AC3  |          |
| 3    | IO_D5_L79N_YY   | AB5  |          |
| 3    | IO_D6_L80P_YY   | AC4  |          |
| 3    | IO_VREF_L80N_YY | AD3  |          |
| 3    | IO_L81P_Y       | AE1  |          |
| 3    | IO_L81N_Y       | AC5  |          |
| 3    | IO_L82P_Y       | AD4  |          |
| 3    | IO_VREF_L82N_Y  | AF1  | 4        |
| 3    | IO_L83P_Y       | AF2  |          |
| 3    | IO_L83N_Y       | AD5  |          |
| 3    | IO_L84P_Y       | AG2  |          |
| 3    | IO_VREF_L84N_Y  | AE4  | 1        |
| 3    | IO_L85P_YY      | AH1  |          |
| 3    | IO_VREF_L85N_YY | AE5  |          |
| 3    | IO_L86P_Y       | AF4  |          |
| 3    | IO_L86N_Y       | AJ1  |          |
| 3    | IO_L87P_Y       | AJ2  |          |
| 3    | IO_L87N_Y       | AF5  |          |
| 3    | IO_L88P_Y       | AG4  |          |
| 3    | IO_VREF_L88N_Y  | AK2  |          |
| 3    | IO_L89P_Y       | AJ3  |          |
| 3    | IO_L89N_Y       | AG5  |          |
| 3    | IO_L90P_Y       | AL1  |          |

Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description  | Pin# | See Note |
|------|------------------|------|----------|
| 3    | IO_VREF_L90N_Y   | AH4  | 3        |
| 3    | IO_D7_L91P_YY    | AJ4  |          |
| 3    | IO_INIT_L91N_YY  | AH5  |          |
| 3    | IO               | U4   |          |
|      |                  |      |          |
| 4    | GCK0             | AL17 |          |
| 4    | IO               | AJ8  |          |
| 4    | IO               | AJ11 |          |
| 4    | IO               | AK6  |          |
| 4    | IO               | AK9  |          |
| 4    | IO_L92P_YY       | AL4  |          |
| 4    | IO_L92N_YY       | AJ6  |          |
| 4    | IO_L93P_Y        | AK5  |          |
| 4    | IO_VREF_L93N_Y   | AN3  | 3        |
| 4    | IO_L94P_YY       | AL5  |          |
| 4    | IO_L94N_YY       | AJ7  |          |
| 4    | IO_VREF_L95P_YY  | AM4  |          |
| 4    | IO_L95N_YY       | AM5  |          |
| 4    | IO_L96P_Y        | AK7  |          |
| 4    | IO_L96N_Y        | AL6  |          |
| 4    | IO_L97P_YY       | AM6  |          |
| 4    | IO_L97N_YY       | AN6  |          |
| 4    | IO_VREF_L98P_YY  | AL7  |          |
| 4    | IO_L98N_YY       | AJ9  |          |
| 4    | IO_L99P_Y        | AN7  |          |
| 4    | IO_VREF_L99N_Y   | AL8  | 1        |
| 4    | IO_L100P_Y       | AM8  |          |
| 4    | IO_L100N_Y       | AJ10 |          |
| 4    | IO_VREF_L101P_Y  | AL9  | 4        |
| 4    | IO_L101N_Y       | AM9  |          |
| 4    | IO_L102P_Y       | AK10 |          |
| 4    | IO_L102N_Y       | AN9  |          |
| 4    | IO_VREF_L103P_YY | AL10 |          |
| 4    | IO_L103N_YY      | AM10 |          |
| 4    | IO_L104P_YY      | AL11 |          |

Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin# | See Note |
|------|-----------------|------|----------|
| NA   | GND             | A29  |          |
| NA   | GND             | A32  |          |
| NA   | GND             | A33  |          |
| NA   | GND             | B1   |          |
| NA   | GND             | B6   |          |
| NA   | GND             | B9   |          |
| NA   | GND             | B15  |          |
| NA   | GND             | B23  |          |
| NA   | GND             | B27  |          |
| NA   | GND             | B31  |          |
| NA   | GND             | C2   |          |
| NA   | GND             | E1   |          |
| NA   | GND             | F32  |          |
| NA   | GND             | G2   |          |
| NA   | GND             | G33  |          |
| NA   | GND             | J32  |          |
| NA   | GND             | K1   |          |
| NA   | GND             | L2   |          |
| NA   | GND             | M33  |          |
| NA   | GND             | P1   |          |
| NA   | GND             | P33  |          |
| NA   | GND             | R32  |          |
| NA   | GND             | T1   |          |
| NA   | GND             | V33  |          |
| NA   | GND             | W2   |          |
| NA   | GND             | Y1   |          |
| NA   | GND             | Y33  |          |
| NA   | GND             | AB1  |          |
| NA   | GND             | AC32 |          |
| NA   | GND             | AD33 |          |
| NA   | GND             | AE2  |          |
| NA   | GND             | AG1  |          |
| NA   | GND             | AG32 |          |
| NA   | GND             | AH2  |          |
| NA   | GND             | AJ33 |          |

Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin# | See Note |
|------|-----------------|------|----------|
| NA   | GND             | AL32 |          |
| NA   | GND             | AM3  |          |
| NA   | GND             | AM7  |          |
| NA   | GND             | AM11 |          |
| NA   | GND             | AM19 |          |
| NA   | GND             | AM25 |          |
| NA   | GND             | AM28 |          |
| NA   | GND             | AM33 |          |
| NA   | GND             | AN1  |          |
| NA   | GND             | AN2  |          |
| NA   | GND             | AN5  |          |
| NA   | GND             | AN10 |          |
| NA   | GND             | AN14 |          |
| NA   | GND             | AN16 |          |
| NA   | GND             | AN20 |          |
| NA   | GND             | AN22 |          |
| NA   | GND             | AN27 |          |
| NA   | GND             | AN33 |          |

**Notes:**

1.  $V_{REF}$  or I/O option only in the XCV2000E; otherwise, I/O option only.
2.  $V_{REF}$  or I/O option only in the XCV1600E & 2000E; otherwise, I/O option only.
3.  $V_{REF}$  or I/O option only in the XCV1000E, 1600E, & 2000E; otherwise, I/O option only.
4.  $V_{REF}$  or I/O option only in the XCV600E, 1000E, 1600E, & 2000E; otherwise, I/O option only.

Table 18: FG456 — XCV200E and XCV300E

| Bank | Pin Description  | Pin #           |
|------|------------------|-----------------|
| 7    | IO               | J1              |
| 7    | IO               | J4              |
| 7    | IO               | L2 <sup>1</sup> |
| 7    | IO_L104N_YY      | L3              |
| 7    | IO_L104P_YY      | L4              |
| 7    | IO_L105N_YY      | L5              |
| 7    | IO_L105P_YY      | L1              |
| 7    | IO_L106N_Y       | L6              |
| 7    | IO_L106P_Y       | K2              |
| 7    | IO_L107N_Y       | K4              |
| 7    | IO_VREF_L107P_Y  | K3              |
| 7    | IO_L108N_YY      | K1              |
| 7    | IO_L108P_YY      | K5              |
| 7    | IO_L109N_YY      | J3              |
| 7    | IO_L109P_YY      | J2              |
| 7    | IO_L110N_YY      | J5              |
| 7    | IO_L110P_YY      | H1              |
| 7    | IO_L111N_YY      | H2              |
| 7    | IO_L111P_YY      | H3              |
| 7    | IO_L112N_Y       | G1              |
| 7    | IO_VREF_L112P_Y  | H4              |
| 7    | IO_L113N_Y       | F1              |
| 7    | IO_L113P_Y       | F2              |
| 7    | IO_L114N_YY      | H5              |
| 7    | IO_L114P_YY      | G3              |
| 7    | IO_L115N_YY      | E1              |
| 7    | IO_VREF_L115P_YY | E2              |
| 7    | IO_L116N_YY      | F3              |
| 7    | IO_L116P_YY      | G5              |
| 7    | IO_L117N_YY      | E3              |
| 7    | IO_VREF_L117P_YY | D2              |
| 7    | IO_L118N_YY      | F5              |
| 7    | IO_L118P_YY      | C1              |
|      |                  |                 |
| 2    | CCLK             | B22             |
| 3    | DONE             | Y19             |
| NA   | DXN              | Y5              |

Table 18: FG456 — XCV200E and XCV300E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| NA   | DXP             | V6    |
| NA   | M0              | AB2   |
| NA   | M1              | U5    |
| NA   | M2              | Y4    |
| NA   | PROGRAM         | W20   |
| NA   | TCK             | C4    |
| NA   | TDI             | B20   |
| 2    | TDO             | A21   |
| NA   | TMS             | D3    |
|      |                 |       |
| NA   | NC              | W19   |
| NA   | NC              | W4    |
| NA   | NC              | D19   |
| NA   | NC              | D4    |
|      |                 |       |
| NA   | VCCINT          | E5    |
| NA   | VCCINT          | E18   |
| NA   | VCCINT          | F6    |
| NA   | VCCINT          | F17   |
| NA   | VCCINT          | G7    |
| NA   | VCCINT          | G8    |
| NA   | VCCINT          | G9    |
| NA   | VCCINT          | G14   |
| NA   | VCCINT          | G15   |
| NA   | VCCINT          | H7    |
| NA   | VCCINT          | G16   |
| NA   | VCCINT          | H16   |
| NA   | VCCINT          | J7    |
| NA   | VCCINT          | J16   |
| NA   | VCCINT          | P7    |
| NA   | VCCINT          | P16   |
| NA   | VCCINT          | R7    |
| NA   | VCCINT          | R16   |
| NA   | VCCINT          | T7    |
| NA   | VCCINT          | T8    |
| NA   | VCCINT          | T9    |
| NA   | VCCINT          | T14   |

## FG676 Differential Pin Pairs

Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A  $\checkmark$  in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs that can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock.

**Table 21: FG676 Differential Pin Pair Summary**  
**XCV400E, XCV600E**

| Pair                                            | Bank | P Pin | N Pin | AO           | Other Functions |
|-------------------------------------------------|------|-------|-------|--------------|-----------------|
| Global Differential Clock                       |      |       |       |              |                 |
| 3                                               | 0    | E13   | B13   | NA           | IO_DLL_L21N     |
| 2                                               | 1    | C13   | F14   | NA           | IO_DLL_L21P     |
| 1                                               | 5    | AB13  | AF13  | NA           | IO_DLL_L115N    |
| 0                                               | 4    | AA14  | AC14  | NA           | IO_DLL_L115P    |
| IOLVDS                                          |      |       |       |              |                 |
| Total Pairs: 183, Asynchronous Output Pairs: 97 |      |       |       |              |                 |
| 0                                               | 0    | F7    | C4    | 1            | -               |
| 1                                               | 0    | C5    | G8    | $\checkmark$ | -               |
| 2                                               | 0    | E7    | D6    | $\checkmark$ | VREF            |
| 3                                               | 0    | F8    | A4    | NA           | -               |
| 4                                               | 0    | D7    | B5    | NA           | -               |
| 5                                               | 0    | G9    | E8    | $\checkmark$ | VREF            |
| 6                                               | 0    | F9    | A5    | $\checkmark$ | -               |
| 7                                               | 0    | C7    | D8    | 1            | -               |
| 8                                               | 0    | E9    | B7    | 1            | VREF            |
| 9                                               | 0    | D9    | A7    | NA           | -               |
| 10                                              | 0    | G10   | B8    | NA           | VREF            |
| 11                                              | 0    | F10   | C9    | $\checkmark$ | -               |
| 12                                              | 0    | E10   | A8    | 1            | -               |
| 13                                              | 0    | D10   | G11   | $\checkmark$ | -               |
| 14                                              | 0    | F11   | B10   | $\checkmark$ | -               |
| 15                                              | 0    | E11   | C10   | NA           | -               |
| 16                                              | 0    | D11   | G12   | $\checkmark$ | -               |
| 17                                              | 0    | F12   | C11   | $\checkmark$ | VREF            |

**Table 21: FG676 Differential Pin Pair Summary**  
**XCV400E, XCV600E**

| Pair | Bank | P Pin | N Pin | AO           | Other Functions |
|------|------|-------|-------|--------------|-----------------|
| 18   | 0    | E12   | A11   | $\checkmark$ | -               |
| 19   | 0    | C12   | D12   | 1            | -               |
| 20   | 0    | H13   | A12   | 1            | VREF            |
| 21   | 1    | F14   | B13   | NA           | IO_LVDS_DLL     |
| 22   | 1    | F13   | E14   | NA           | -               |
| 23   | 1    | A14   | D14   | 1            | VREF            |
| 24   | 1    | H14   | C14   | 1            | -               |
| 25   | 1    | C15   | G14   | $\checkmark$ | -               |
| 26   | 1    | D15   | E15   | $\checkmark$ | VREF            |
| 27   | 1    | F15   | C16   | $\checkmark$ | -               |
| 28   | 1    | D16   | G15   | -            | -               |
| 29   | 1    | A17   | E16   | $\checkmark$ | -               |
| 30   | 1    | E17   | C17   | $\checkmark$ | -               |
| 31   | 1    | D17   | F16   | 1            | -               |
| 32   | 1    | C18   | F17   | $\checkmark$ | -               |
| 33   | 1    | G16   | A18   | $\checkmark$ | VREF            |
| 34   | 1    | G17   | C19   | $\checkmark$ | -               |
| 35   | 1    | B19   | D18   | 1            | VREF            |
| 36   | 1    | E18   | D19   | 1            | -               |
| 37   | 1    | B20   | F18   | $\checkmark$ | -               |
| 38   | 1    | C20   | G19   | $\checkmark$ | VREF            |
| 39   | 1    | E19   | G18   | $\checkmark$ | -               |
| 40   | 1    | D20   | A21   | $\checkmark$ | -               |
| 41   | 1    | C21   | F19   | $\checkmark$ | VREF            |
| 42   | 1    | E20   | B22   | $\checkmark$ | -               |
| 43   | 1    | D21   | A23   | 2            | -               |
| 44   | 1    | E21   | C22   | $\checkmark$ | CS              |
| 45   | 2    | E23   | F22   | $\checkmark$ | DIN, D0         |
| 46   | 2    | E24   | F20   | $\checkmark$ | -               |
| 47   | 2    | G21   | G22   | 2            | -               |
| 48   | 2    | F24   | H20   | 1            | VREF            |
| 49   | 2    | E25   | H21   | 1            | -               |
| 50   | 2    | F23   | G23   | $\checkmark$ | -               |
| 51   | 2    | H23   | J20   | $\checkmark$ | VREF            |

Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description  | Pin #             |
|------|------------------|-------------------|
| 5    | IO_L166P_YY      | AV26              |
| 5    | IO_L166N_YY      | AW27              |
| 5    | IO_L167P_Y       | AU26              |
| 5    | IO_L167N_Y       | AV27              |
| 5    | IO_L168P_Y       | AT26              |
| 5    | IO_L168N_Y       | AW28              |
| 5    | IO_L169P_YY      | AU27              |
| 5    | IO_L169N_YY      | AV28              |
| 5    | IO_L170P_YY      | AW29              |
| 5    | IO_VREF_L170N_YY | AT27              |
| 5    | IO_L171P_Y       | AW30              |
| 5    | IO_L171N_Y       | AU28              |
| 5    | IO_L172P_Y       | AV30              |
| 5    | IO_L172N_Y       | AV29              |
| 5    | IO_L173P_YY      | AW31              |
| 5    | IO_VREF_L173N_YY | AU29              |
| 5    | IO_L174P_YY      | AV31              |
| 5    | IO_L174N_YY      | AT29              |
| 5    | IO_L175P_Y       | AW32              |
| 5    | IO_VREF_L175N_Y  | AU30 <sup>3</sup> |
| 5    | IO_L176P_Y       | AW33              |
| 5    | IO_L176N_Y       | AT30              |
| 5    | IO_L177P_YY      | AV33              |
| 5    | IO_VREF_L177N_YY | AU31              |
| 5    | IO_L178P_YY      | AT31              |
| 5    | IO_L178N_YY      | AW34              |
| 5    | IO_L179P_Y       | AV32              |
| 5    | IO_L179N_Y       | AV34              |
| 5    | IO_L180P_Y       | AU32              |
| 5    | IO_L180N_Y       | AW35              |
| 5    | IO_L181P_YY      | AT32              |
| 5    | IO_VREF_L181N_YY | AV35              |
| 5    | IO_L182P_YY      | AU33              |
| 5    | IO_L182N_YY      | AW36              |
| 5    | IO_L183P_Y       | AT33              |
| 5    | IO_VREF_L183N_Y  | AV36 <sup>1</sup> |

Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description  | Pin #             |
|------|------------------|-------------------|
| 5    | IO_L184P_Y       | AU34              |
| 5    | IO_L184N_Y       | AU36              |
|      |                  |                   |
| 6    | IO               | W39               |
| 6    | IO               | AR37              |
| 6    | IO               | AR39              |
| 6    | IO_L185N_YY      | AR36              |
| 6    | IO_L185P_YY      | AT38              |
| 6    | IO_L186N_Y       | AR38              |
| 6    | IO_L186P_Y       | AP36              |
| 6    | IO_VREF_L187N    | AT39 <sup>1</sup> |
| 6    | IO_L187P         | AP37              |
| 6    | IO_L188N         | AP38              |
| 6    | IO_L188P         | AP39              |
| 6    | IO_VREF_L189N_Y  | AN36              |
| 6    | IO_L189P_Y       | AN38              |
| 6    | IO_L190N_YY      | AN37              |
| 6    | IO_L190P_YY      | AN39              |
| 6    | IO_L191N         | AM36              |
| 6    | IO_L191P         | AM38              |
| 6    | IO_L192N_Y       | AM37              |
| 6    | IO_L192P_Y       | AL36              |
| 6    | IO_VREF_L193N_YY | AM39              |
| 6    | IO_L193P_YY      | AL37              |
| 6    | IO_L194N_YY      | AL38              |
| 6    | IO_L194P_YY      | AK36              |
| 6    | IO_VREF_L195N    | AL39 <sup>3</sup> |
| 6    | IO_L195P         | AK37              |
| 6    | IO_L196N         | AK38              |
| 6    | IO_L196P         | AJ36              |
| 6    | IO_VREF_L197N_YY | AK39              |
| 6    | IO_L197P_YY      | AJ37              |
| 6    | IO_L198N_YY      | AJ38              |
| 6    | IO_L198P_YY      | AH37              |
| 6    | IO_L199N         | AJ39              |
| 6    | IO_L199P         | AH38              |



Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description  | Pin #             |
|------|------------------|-------------------|
| 4    | IO_L147N_YY      | AW7               |
| 4    | IO_L148P_Y       | AY7               |
| 4    | IO_L148N_Y       | BB8               |
| 4    | IO_L149P_Y       | BA9               |
| 4    | IO_L149N_Y       | AV8               |
| 4    | IO_L150P_YY      | AW8               |
| 4    | IO_L150N_YY      | BA10              |
| 4    | IO_VREF_L151P_YY | BB10              |
| 4    | IO_L151N_YY      | AY8               |
| 4    | IO_L152P_Y       | AV9               |
| 4    | IO_L152N_Y       | BA11              |
| 4    | IO_VREF_L153P_Y  | BB11 <sup>2</sup> |
| 4    | IO_L153N_Y       | AW9               |
| 4    | IO_L154P_YY      | AY9               |
| 4    | IO_L154N_YY      | BA12              |
| 4    | IO_VREF_L155P_YY | BB12              |
| 4    | IO_L155N_YY      | AV10              |
| 4    | IO_L156P_Y       | BA13              |
| 4    | IO_L156N_Y       | AW10              |
| 4    | IO_L157P_Y       | BB13              |
| 4    | IO_L157N_Y       | AY10              |
| 4    | IO_VREF_L158P_YY | AV11              |
| 4    | IO_L158N_YY      | BA14              |
| 4    | IO_L159P_YY      | AW11              |
| 4    | IO_L159N_YY      | BB14              |
| 4    | IO_L160P_Y       | AV12              |
| 4    | IO_L160N_Y       | BA15              |
| 4    | IO_L161P_Y       | AW12              |
| 4    | IO_L161N_Y       | AY15              |
| 4    | IO_L162P_Y       | AW13              |
| 4    | IO_L162N_Y       | BB15              |
| 4    | IO_L163P_Y       | AV14              |
| 4    | IO_L163N_Y       | BA16              |
| 4    | IO_L164P_YY      | AW14              |
| 4    | IO_L164N_YY      | AY16              |
| 4    | IO_VREF_L165P_YY | BB16              |
| 4    | IO_L165N_YY      | AV15              |

Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description   | Pin #             |
|------|-------------------|-------------------|
| 4    | IO_L166P_Y        | AY17              |
| 4    | IO_L166N_Y        | AW15              |
| 4    | IO_L167P_Y        | BB17              |
| 4    | IO_L167N_Y        | AU16              |
| 4    | IO_L168P_YY       | AV16              |
| 4    | IO_L168N_YY       | AY18              |
| 4    | IO_VREF_L169P_YY  | AW16              |
| 4    | IO_L169N_YY       | BA18              |
| 4    | IO_L170P_Y        | BB19              |
| 4    | IO_L170N_Y        | AW17              |
| 4    | IO_L171P_Y        | AY19              |
| 4    | IO_L171N_Y        | AV18              |
| 4    | IO_L172P_YY       | AW18              |
| 4    | IO_L172N_YY       | BB20              |
| 4    | IO_VREF_L173P_YY  | AY20              |
| 4    | IO_L173N_YY       | AV19              |
| 4    | IO_L174P_Y        | BB21              |
| 4    | IO_L174N_Y        | AW19              |
| 4    | IO_VREF_L175P_Y   | AY21 <sup>1</sup> |
| 4    | IO_L175N_Y        | AV20              |
| 4    | IO_LVDS_DLL_L176P | AW20              |
|      |                   |                   |
| 5    | GCK1              | AY22              |
| 5    | IO                | AV24              |
| 5    | IO                | AV34              |
| 5    | IO                | AW27              |
| 5    | IO                | AW36              |
| 5    | IO                | AY23              |
| 5    | IO                | AY31              |
| 5    | IO                | AY33              |
| 5    | IO                | BA26              |
| 5    | IO                | BA29              |
| 5    | IO                | BA33              |
| 5    | IO                | BB25              |
| 5    | IO_LVDS_DLL_L176N | AW21              |
| 5    | IO_L177P_Y        | BB22              |
| 5    | IO_VREF_L177N_Y   | AW22 <sup>1</sup> |

**Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

| Bank | Pin Description  | Pin #             |
|------|------------------|-------------------|
| 6    | IO_VREF_L265N_Y  | AJ3               |
| 6    | IO_L265P_Y       | AG5               |
| 6    | IO_L266N_YY      | AD9 <sup>4</sup>  |
| 6    | IO_L266P_YY      | AJ2 <sup>5</sup>  |
| 6    | IO_L267N_YY      | AC10              |
| 6    | IO_L267P_YY      | AH2               |
| 6    | IO_L268N_Y       | AH3               |
| 6    | IO_L268P_Y       | AF5               |
| 6    | IO_L269N_Y       | AE8 <sup>4</sup>  |
| 6    | IO_L269P_Y       | AG3 <sup>5</sup>  |
| 6    | IO_L270N_Y       | AE7               |
| 6    | IO_L270P_Y       | AG2               |
| 6    | IO_VREF_L271N_YY | AF6               |
| 6    | IO_L271P_YY      | AG1               |
| 6    | IO_L272N_YY      | AC9 <sup>4</sup>  |
| 6    | IO_L272P_YY      | AG4 <sup>5</sup>  |
| 6    | IO_L273N_YY      | AE6               |
| 6    | IO_L273P_YY      | AF3               |
| 6    | IO_VREF_L274N_Y  | AF1 <sup>2</sup>  |
| 6    | IO_L274P_Y       | AF4               |
| 6    | IO_L275N         | AB10 <sup>4</sup> |
| 6    | IO_L275P         | AF2 <sup>5</sup>  |
| 6    | IO_L276N_Y       | AC8               |
| 6    | IO_L276P_Y       | AE1               |
| 6    | IO_VREF_L277N_YY | AD5               |
| 6    | IO_L277P_YY      | AE3               |
| 6    | IO_L278N_YY      | AC7               |
| 6    | IO_L278P_YY      | AD1               |
| 6    | IO_L279N_Y       | AD6               |
| 6    | IO_L279P_Y       | AD2               |
| 6    | IO_VREF_L280N_YY | AB8               |
| 6    | IO_L280P_YY      | AC1               |
| 6    | IO_L281N_YY      | AC5               |
| 6    | IO_L281P_YY      | AC2               |

**Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

| Bank | Pin Description  | Pin #            |
|------|------------------|------------------|
| 6    | IO_L282N_Y       | AA9              |
| 6    | IO_L282P_Y       | AC3              |
| 6    | IO_L283N_Y       | AC4              |
| 6    | IO_L283P_Y       | AD4              |
| 6    | IO_L284N_Y       | AA8              |
| 6    | IO_L284P_Y       | AB6              |
| 6    | IO_L285N         | AB1              |
| 6    | IO_L285P         | Y10              |
| 6    | IO_L286N_Y       | AB2              |
| 6    | IO_L286P_Y       | AA7              |
| 6    | IO_VREF_L287N_Y  | AA4              |
| 6    | IO_L287P_Y       | AA1              |
| 6    | IO_L288N_YY      | Y9 <sup>4</sup>  |
| 6    | IO_L288P_YY      | AB4 <sup>5</sup> |
| 6    | IO_L289N_YY      | AA2              |
| 6    | IO_L289P_YY      | Y8               |
| 6    | IO_L290N_Y       | AA6              |
| 6    | IO_L290P_Y       | AA5              |
| 6    | IO_L291N_Y       | AB3 <sup>4</sup> |
| 6    | IO_L291P_Y       | Y7 <sup>5</sup>  |
| 6    | IO_L292N_Y       | Y1               |
| 6    | IO_L292P_Y       | W10              |
| 6    | IO_VREF_L293N_YY | Y5               |
| 6    | IO_L293P_YY      | Y2               |
| 6    | IO_L294N_YY      | W9 <sup>4</sup>  |
| 6    | IO_L294P_YY      | W2 <sup>5</sup>  |
| 6    | IO_L295N_YY      | W7               |
| 6    | IO_L295P_YY      | Y4               |
| 6    | IO_L296N_Y       | W1               |
| 6    | IO_L296P_Y       | Y6               |
| 6    | IO_L297N_Y       | W6 <sup>4</sup>  |
| 6    | IO_L297P_Y       | W3 <sup>5</sup>  |
| 6    | IO_L298N_Y       | V9               |
| 6    | IO_L298P_Y       | W4               |

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Bank | Pin Description  | Pin #            |
|------|------------------|------------------|
| 6    | IO_VREF_L299N_YY | W5               |
| 6    | IO_L299P_YY      | V1               |
| 6    | IO_L300N_YY      | V7               |
| 6    | IO_L300P_YY      | U2               |
| 6    | IO_VREF_L301N_Y  | V6 <sup>1</sup>  |
| 6    | IO_L301P_Y       | U1               |
|      |                  |                  |
| 7    | IO               | F5               |
| 7    | IO               | G6 <sup>3</sup>  |
| 7    | IO               | H1               |
| 7    | IO               | H7 <sup>3</sup>  |
| 7    | IO               | K2 <sup>3</sup>  |
| 7    | IO               | K4 <sup>3</sup>  |
| 7    | IO               | L6 <sup>3</sup>  |
| 7    | IO               | M5 <sup>3</sup>  |
| 7    | IO               | M10 <sup>3</sup> |
| 7    | IO               | N5 <sup>3</sup>  |
| 7    | IO               | N10              |
| 7    | IO               | R7 <sup>4</sup>  |
| 7    | IO               | T2               |
| 7    | IO               | T7 <sup>3</sup>  |
| 7    | IO               | U8               |
| 7    | IO               | V4 <sup>3</sup>  |
| 7    | IO_L302N_YY      | U9               |
| 7    | IO_L302P_YY      | U4               |
| 7    | IO_L303N_Y       | U7               |
| 7    | IO_VREF_L303P_Y  | U5 <sup>1</sup>  |
| 7    | IO_L304N_YY      | U3               |
| 7    | IO_L304P_YY      | U6               |
| 7    | IO_L305N_YY      | T3               |
| 7    | IO_VREF_L305P_YY | T6               |
| 7    | IO_L306N_Y       | T9               |
| 7    | IO_L306P_Y       | T4               |
| 7    | IO_L307N_Y       | T5 <sup>5</sup>  |

Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Bank | Pin Description  | Pin #           |
|------|------------------|-----------------|
| 7    | IO_L307P_Y       | R1 <sup>4</sup> |
| 7    | IO_L308N_Y       | R6              |
| 7    | IO_L308P_Y       | T10             |
| 7    | IO_L309N_YY      | R2              |
| 7    | IO_L309P_YY      | R5              |
| 7    | IO_L310N_YY      | P1              |
| 7    | IO_VREF_L310P_YY | P5              |
| 7    | IO_L311N_Y       | R8              |
| 7    | IO_L311P_Y       | P2              |
| 7    | IO_L312N_Y       | R9 <sup>5</sup> |
| 7    | IO_L312P_Y       | N1 <sup>4</sup> |
| 7    | IO_L313N_Y       | P4              |
| 7    | IO_L313P_Y       | R10             |
| 7    | IO_L314N_YY      | P8              |
| 7    | IO_L314P_YY      | N2              |
| 7    | IO_L315N_YY      | P6 <sup>5</sup> |
| 7    | IO_L315P_YY      | P7 <sup>4</sup> |
| 7    | IO_L316N_Y       | M1              |
| 7    | IO_VREF_L316P_Y  | N4              |
| 7    | IO_L317N_Y       | N6              |
| 7    | IO_L317P_Y       | N3              |
| 7    | IO_L318N         | P9              |
| 7    | IO_L318P         | M2              |
| 7    | IO_L319N_Y       | N7              |
| 7    | IO_L319P_Y       | M3              |
| 7    | IO_L320N_Y       | P10             |
| 7    | IO_L320P_Y       | M4              |
| 7    | IO_L321N_Y       | L1              |
| 7    | IO_L321P_Y       | N8              |
| 7    | IO_L322N_YY      | L2              |
| 7    | IO_L322P_YY      | N9              |
| 7    | IO_L323N_YY      | M7              |
| 7    | IO_VREF_L323P_YY | K1              |
| 7    | IO_L324N_Y       | M8              |

## FG1156 Differential Pin Pairs

Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. The AO column in Table 29 indicates which devices in this package can use the pin pair as an asynchronous output. The “Other Functions” column indicates alternative function(s) that are not available when the pair is used as a differential pair or differential clock.

**Table 29: FG1156 Differential Pin Pair Summary:**  
**XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

| Pair                                             | Bank | P Pin | N Pin | AO                       | Other Functions |
|--------------------------------------------------|------|-------|-------|--------------------------|-----------------|
| GCLK LVDS                                        |      |       |       |                          |                 |
| 3                                                | 0    | E17   | C17   | NA                       | IO_DLL_L 42N    |
| 2                                                | 1    | D17   | J18   | NA                       | IO_DLL_L 42P    |
| 1                                                | 5    | AL19  | AL17  | NA                       | IO_DLL_L 215N   |
| 0                                                | 4    | AH18  | AM18  | NA                       | IO_DLL_L 215P   |
| IO LVDS                                          |      |       |       |                          |                 |
| Total Pairs: 344, Asynchronous Output Pairs: 134 |      |       |       |                          |                 |
| 0                                                | 0    | H9    | F7    | 3200 1600 1000           | -               |
| 1                                                | 0    | J10   | C5    | 3200 2000 1000           | -               |
| 2                                                | 0    | D6    | E6    | 3200 2000 1000           | VREF            |
| 3                                                | 0    | G8    | A4    | 3200 2600 1000           | -               |
| 4                                                | 0    | J11   | C6    | 3200 2600 2000 1600 1000 | -               |
| 5                                                | 0    | F8    | G9    | 3200 2600 2000 1600 1000 | VREF            |
| 6                                                | 0    | H10   | A5    | 2000 1600                | -               |
| 7                                                | 0    | B5    | D7    | 3200 1000                | -               |
| 8                                                | 0    | E8    | K12   | 3200 1000                | -               |
| 9                                                | 0    | F9    | B6    | 3200 2600                | -               |
| 10                                               | 0    | C7    | G10   | 3200 2600 2000 1600 1000 | -               |
| 11                                               | 0    | B7    | D8    | 3200 2600 2000 1600 1000 | VREF            |
| 12                                               | 0    | C8    | H11   | 3200 1600                | -               |

**Table 29: FG1156 Differential Pin Pair Summary:**  
**XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E**

| Pair | Bank | P Pin | N Pin | AO                       | Other Functions |
|------|------|-------|-------|--------------------------|-----------------|
| 13   | 0    | B8    | E9    | 3200 2000 1000           | -               |
| 14   | 0    | G11   | K13   | 3200 2000 1000           | VREF            |
| 15   | 0    | F10   | A8    | 3200 2600                | -               |
| 16   | 0    | H12   | C9    | 3200 2600 2000 1600 1000 | -               |
| 17   | 0    | A9    | D10   | 3200 2600 2000 1600 1000 | VREF            |
| 18   | 0    | A10   | F11   | 2600 1600 1000           | -               |
| 19   | 0    | C10   | K14   | 2600 1600 1000           | -               |
| 20   | 0    | G12   | H13   | 3200 2600 2000 1600 1000 | VREF            |
| 21   | 0    | B11   | A11   | 3200 2600 2000 1600 1000 | -               |
| 22   | 0    | D11   | E12   | 3200 1600 1000           | -               |
| 23   | 0    | C12   | G13   | 3200 2000 1000           | -               |
| 24   | 0    | A12   | K15   | 3200 2000 1000           | -               |
| 25   | 0    | H14   | B12   | 3200 2600 1000           | -               |
| 26   | 0    | F13   | D12   | 3200 2600 2000 1600 1000 | -               |
| 27   | 0    | B13   | A13   | 3200 2600 2000 1600 1000 | VREF            |
| 28   | 0    | G14   | J15   | 2000 1600                | -               |
| 29   | 0    | F14   | C13   | 3200 2600 1000           | -               |
| 30   | 0    | D13   | H15   | 3200 2600 1000           | -               |
| 31   | 0    | K16   | A14   | 3200                     | -               |

**Table 29: FG1156 Differential Pin Pair Summary:**  
XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Pair | Bank | P Pin | N Pin | AO                             | Other Functions |
|------|------|-------|-------|--------------------------------|-----------------|
| 32   | 0    | B14   | E14   | 3200 2600<br>2000 1600<br>1000 | -               |
| 33   | 0    | D14   | G15   | 3200 2600<br>2000 1600<br>1000 | VREF            |
| 34   | 0    | D15   | J16   | 3200 1600                      | -               |
| 35   | 0    | B15   | F15   | 3200 2000<br>1000              | -               |
| 36   | 0    | E15   | A15   | 3200 2000<br>1000              | -               |
| 37   | 0    | A16   | G16   | 3200 2600                      | -               |
| 38   | 0    | J17   | F16   | 3200 2600<br>2000 1600<br>1000 | -               |
| 39   | 0    | B16   | C16   | 3200 2600<br>2000 1600<br>1000 | VREF            |
| 40   | 0    | A17   | H17   | 2600 1600<br>1000              | -               |
| 41   | 0    | B17   | G17   | 2600 1600<br>1000              | VREF            |
| 42   | 1    | J18   | C17   | None                           | IO_LVDS_DLL     |
| 43   | 1    | C18   | G18   | 2600 1600<br>1000              | VREF            |
| 44   | 1    | F18   | H18   | 2600 1600<br>1000              | -               |
| 45   | 1    | A19   | B19   | 3200 2600<br>2000 1600<br>1000 | VREF            |
| 46   | 1    | C19   | K19   | 3200 2600<br>2000 1600<br>1000 | -               |
| 47   | 1    | E19   | F19   | 3200 2600                      | -               |
| 48   | 1    | J19   | G19   | 3200 2000<br>1000              | -               |
| 49   | 1    | G20   | A20   | 3200 2000<br>1000              | -               |
| 50   | 1    | F20   | B20   | 3200 1600                      | -               |
| 51   | 1    | E20   | D20   | 3200 2600<br>2000 1600<br>1000 | VREF            |

**Table 29: FG1156 Differential Pin Pair Summary:**  
XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

| Pair | Bank | P Pin | N Pin | AO                             | Other Functions |
|------|------|-------|-------|--------------------------------|-----------------|
| 52   | 1    | A21   | H20   | 3200 2600<br>2000 1600<br>1000 | -               |
| 53   | 1    | J20   | E21   | 3200                           | -               |
| 54   | 1    | K20   | D21   | 3200 2600<br>1000              | -               |
| 55   | 1    | H21   | B21   | 3200 2600<br>1000              | -               |
| 56   | 1    | F21   | G21   | 2000 1600                      | -               |
| 57   | 1    | B22   | A22   | 3200 2600<br>2000 1600<br>1000 | VREF            |
| 58   | 1    | C22   | J21   | 3200 2600<br>2000 1600<br>1000 | -               |
| 59   | 1    | G22   | D22   | 3200 2600<br>1000              | -               |
| 60   | 1    | A23   | K21   | 3200 2000<br>1000              | -               |
| 61   | 1    | B23   | F22   | 3200 2000<br>1000              | -               |
| 62   | 1    | H22   | C23   | 3200 1600<br>1000              | -               |
| 63   | 1    | K22   | D23   | 3200 2600<br>2000 1600<br>1000 | -               |
| 64   | 1    | J22   | A24   | 3200 2600<br>2000 1600<br>1000 | VREF            |
| 65   | 1    | D24   | H23   | 2600 1600<br>1000              | -               |
| 66   | 1    | E24   | A25   | 2600 1600<br>1000              | -               |
| 67   | 1    | C25   | A26   | 3200 2600<br>2000 1600<br>1000 | VREF            |
| 68   | 1    | B26   | F24   | 3200 2600<br>2000 1600<br>1000 | -               |
| 69   | 1    | F25   | K23   | 3200 2600                      | -               |
| 70   | 1    | H24   | C26   | 3200 2000<br>1000              | VREF            |