



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 384  |
| Number of Logic Elements/Cells | 1728   |
| Total RAM Bits                 | 65536  |
| Number of I/O                  | 158  |
| Number of Gates                | 71693  |
| Voltage - Supply               | 1.71V ~ 1.89V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 240-BFQFP  |
| Supplier Device Package        | 240-PQFP (32x32)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xcv50e-8pq240c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1: Supported I/O Standards

| I/O           | Output           | Input     | Input            | Board<br>Termination       |
|---------------|------------------|-----------|------------------|----------------------------|
| Standard      | v <sub>cco</sub> | $v_{cco}$ | V <sub>REF</sub> | Voltage (V <sub>TT</sub> ) |
| LVTTL         | 3.3              | 3.3       | N/A              | N/A                        |
| LVCMOS2       | 2.5              | 2.5       | N/A              | N/A                        |
| LVCMOS18      | 1.8              | 1.8       | N/A              | N/A                        |
| SSTL3   & II  | 3.3              | N/A       | 1.50             | 1.50                       |
| SSTL2   & II  | 2.5              | N/A       | 1.25             | 1.25                       |
| GTL           | N/A              | N/A       | 0.80             | 1.20                       |
| GTL+          | N/A              | N/A       | 1.0              | 1.50                       |
| HSTL I        | 1.5              | N/A       | 0.75             | 0.75                       |
| HSTL III & IV | 1.5              | N/A       | 0.90             | 1.50                       |
| CTT           | 3.3              | N/A       | 1.50             | 1.50                       |
| AGP-2X        | 3.3              | N/A       | 1.32             | N/A                        |
| PCl33_3       | 3.3              | 3.3       | N/A              | N/A                        |
| PCI66_3       | 3.3              | 3.3       | N/A              | N/A                        |
| BLVDS & LVDS  | 2.5              | N/A       | N/A              | N/A                        |
| LVPECL        | 3.3              | N/A       | N/A              | N/A                        |

In addition to the CLK and CE control signals, the three flip-flops share a Set/Reset (SR). For each flip-flop, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

The output buffer and all of the IOB control signals have independent polarity controls.

All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. After configuration, clamping diodes are connected to  $V_{CCO}$  with the exception of LVCMOS18, LVCMOS25, GTL, GTL+, LVDS, and LVPECL.

Optional pull-up, pull-down and weak-keeper circuits are attached to each pad. Prior to configuration all outputs not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but I/Os can optionally be pulled up.

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins are in a high-impedance state. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration.

All Virtex-E IOBs support IEEE 1149.1-compatible Boundary Scan testing.

#### Input Path

The Virtex-E IOB input path routes the input signal directly to internal logic and/ or through an optional input flip-flop.

An optional delay element at the D-input of this flip-flop eliminates pad-to-pad hold time. The delay is matched to the internal clock-distribution delay of the FPGA, and when used, assures that the pad-to-pad hold time is zero.

Each input buffer can be configured to conform to any of the low-voltage signalling standards supported. In some of these standards the input buffer utilizes a user-supplied threshold voltage,  $V_{REF}$  The need to supply  $V_{REF}$  imposes constraints on which standards can be used in close proximity to each other. See **I/O Banking**.

There are optional pull-up and pull-down resistors at each user I/O input for use after configuration. Their value is in the range  $50-100~k\Omega$ .

## **Output Path**

The output path includes a 3-state output buffer that drives the output signal onto the pad. The output signal can be routed to the buffer directly from the internal logic or through an optional IOB output flip-flop.

The 3-state control of the output can also be routed directly from the internal logic or through a flip-flip that provides synchronous enable and disable.

Each output driver can be individually programmed for a wide range of low-voltage signalling standards. Each output buffer can source up to 24 mA and sink up to 48 mA. Drive strength and slew rate controls minimize bus transients.

In most signalling standards, the output High voltage depends on an externally supplied  $V_{CCO}$  voltage. The need to supply  $V_{CCO}$  imposes constraints on which standards can be used in close proximity to each other. See <code>I/O Banking</code>.

An optional weak-keeper circuit is connected to each output. When selected, the circuit monitors the voltage on the pad and weakly drives the pin High or Low to match the input signal. If the pin is connected to a multiple-source signal, the weak keeper holds the signal in its last state if all drivers are disabled. Maintaining a valid logic level in this way eliminates bus chatter.

Since the weak-keeper circuit uses the IOB input buffer to monitor the input level, an appropriate  $V_{REF}$  voltage must be provided if the signalling standard requires one. The provision of this voltage must comply with the I/O banking rules.

#### I/O Banking

Some of the I/O standards described above require  $V_{CCO}$  and/or  $V_{REF}$  voltages. These voltages are externally supplied and connected to device pins that serve groups of IOBs, called banks. Consequently, restrictions exist about which I/O standards can be combined within a given bank.



Eight I/O banks result from separating each edge of the FPGA into two banks, as shown in Figure 3. Each bank has multiple  $V_{\rm CCO}$  pins, all of which must be connected to the same voltage. This voltage is determined by the output standards in use.




Figure 3: Virtex-E I/O Banks

Within a bank, output standards can be mixed only if they use the same  $V_{CCO}$ . Compatible standards are shown in Table 2. GTL and GTL+ appear under all voltages because their open-drain outputs do not depend on  $V_{CCO}$ .

Table 2: Compatible Output Standards

| V <sub>cco</sub> | Compatible Standards                                       |
|------------------|--|
| 3.3 V            | PCI, LVTTL, SSTL3 I, SSTL3 II, CTT, AGP, GTL, GTL+, LVPECL |
| 2.5 V            | SSTL2 I, SSTL2 II, LVCMOS2, GTL, GTL+,<br>BLVDS, LVDS      |
| 1.8 V            | LVCMOS18, GTL, GTL+  |
| 1.5 V            | HSTL I, HSTL III, HSTL IV, GTL, GTL+                       |

Some input standards require a user-supplied threshold voltage,  $V_{REF}$  In this case, certain user-I/O pins are automatically configured as inputs for the  $V_{REF}$  voltage. Approximately one in six of the I/O pins in the bank assume this role.

The  $V_{REF}$  pins within a bank are interconnected internally and consequently only one  $V_{REF}$  voltage can be used within each bank. All  $V_{REF}$  pins in the bank, however, must be connected to the external voltage source for correct operation.

Within a bank, inputs that require  $V_{REF}$  can be mixed with those that do not. However, only one  $V_{REF}$  voltage can be used within a bank.

In Virtex-E, input buffers with LVTTL, LVCMOS2, LVCMOS18, PCI33\_3, PCI66\_3 standards are supplied by  $V_{CCO}$  rather than  $V_{CCINT}$ . For these standards, only input and output buffers that have the same  $V_{CCO}$  can be mixed together.

The  $V_{CCO}$  and  $V_{REF}$  pins for each bank appear in the device pin-out tables and diagrams. The diagrams also show the bank affiliation of each I/O.

Within a given package, the number of  $V_{REF}$  and  $V_{CCO}$  pins can vary depending on the size of device. In larger devices, more I/O pins convert to  $V_{REF}$  pins. Since these are always a super set of the  $V_{REF}$  pins used for smaller devices, it is possible to design a PCB that permits migration to a larger device if necessary. All the  $V_{REF}$  pins for the largest device anticipated must be connected to the  $V_{REF}$  voltage, and not used for I/O.

In smaller devices, some  $V_{CCO}$  pins used in larger devices do not connect within the package. These unconnected pins can be left unconnected externally, or can be connected to the  $V_{CCO}$  voltage to permit migration to a larger device if necessary.

## **Configurable Logic Blocks**

The basic building block of the Virtex-E CLB is the logic cell (LC). An LC includes a 4-input function generator, carry logic, and a storage element. The output from the function generator in each LC drives both the CLB output and the D input of the flip-flop. Each Virtex-E CLB contains four LCs, organized in two similar slices, as shown in Figure 4. Figure 5 shows a more detailed view of a single slice.


In addition to the four basic LCs, the Virtex-E CLB contains logic that combines function generators to provide functions of five or six inputs. Consequently, when estimating the number of system gates provided by a given device, each CLB counts as 4.5 LCs.

## Look-Up Tables

Virtex-E function generators are implemented as 4-input look-up tables (LUTs). In addition to operating as a function generator, each LUT can provide a 16 x 1-bit synchronous RAM. Furthermore, the two LUTs within a slice can be combined to create a 16 x 2-bit or 32 x 1-bit synchronous RAM, or a 16 x 1-bit dual-port synchronous RAM.

The Virtex-E LUT can also provide a 16-bit shift register that is ideal for capturing high-speed or burst-mode data. This mode can also be used to store data in applications such as Digital Signal Processing.





Note 1: If none of the Virtex FPGAs have been selected to drive DONE, an external pull-up resistor of 330 Ω should be added to the common DONE line. (For Spartan-XL devices, add a 4.7K Ω pull-up resistor.) This pull-up is not needed if the DriveDONE attribute is set. If used, DriveDONE should be selected only for the last device in the configuration chain.

XCVE\_ds\_013\_050103

Figure 13: Master/Slave Serial Mode Circuit Diagram




Figure 14: Slave-Serial Mode Programming Switching Characteristics

#### Master-Serial Mode

In master-serial mode, the CCLK output of the FPGA drives a Xilinx Serial PROM that feeds bit-serial data to the DIN input. The FPGA accepts this data on each rising CCLK edge. After the FPGA has been loaded, the data for the next device in a daisy-chain is presented on the DOUT pin after the rising CCLK edge. The maximum capacity for a single LOUT/DOUT write is 2<sup>20</sup>-1 (1,048,575) 32-bit words, or 33,554,4000 bits.

The interface is identical to slave-serial except that an internal oscillator is used to generate the configuration clock (CCLK). A wide range of frequencies can be selected for CCLK, which always starts at a slow default frequency. Configuration bits then switch CCLK to a higher frequency for the remainder of the configuration. Switching to a lower frequency is prohibited.

The CCLK frequency is set using the ConfigRate option in the bitstream generation software. The maximum CCLK fre-

quency that can be selected is 60 MHz. When selecting a CCLK frequency, ensure that the serial PROM and any daisy-chained FPGAs are fast enough to support the clock rate.

On power-up, the CCLK frequency is approximately 2.5 MHz. This frequency is used until the ConfigRate bits have been loaded when the frequency changes to the selected ConfigRate. Unless a different frequency is specified in the design, the default ConfigRate is 4 MHz.

In a full master/slave system (Figure 13), the left-most device operates in master-serial mode. The remaining devices operate in slave-serial mode. The SPROM  $\overline{\text{RESET}}$  pin is driven by  $\overline{\text{INIT}}$ , and the  $\overline{\text{CE}}$  input is driven by DONE. There is the potential for contention on the DONE pin, depending on the start-up sequence options chosen.

The sequence of operations necessary to configure a Virtex-E FPGA serially appears in Figure 15.






Figure 18: SelectMAP Flowchart for Write Operations




Figure 19: SelectMAP Write Abort Waveforms

## **Boundary Scan Mode**

In the Boundary Scan mode, configuration is done through the IEEE 1149.1 Test Access Port. Note that the PROGRAM pin must be pulled High prior to reconfiguration. A Low on the PROGRAM pin resets the TAP controller and no JTAG operations can be performed.



Because any single DLL can access only two BUFGs at most, any additional output clock signals must be routed from the DLL in this example on the high speed backbone routing.

The dll\_2x files in the <u>xapp132.zip</u> file show the VHDL and Verilog implementation of this circuit.

#### Virtex-E 4x Clock

Two DLLs located in the same half-edge (top-left, top-right, bottom-right, bottom-left) can be connected together, without using a BUFG between the CLKDLLs, to generate a 4x clock as shown in Figure 30. Virtex-E devices, like the Virtex devices, have four clock networks that are available for internal deskewing of the clock. Each of the eight DLLs have access to two of the four clock networks. Although all the DLLs can be used for internal deskewing, the presence of two GCLKBUFs on the top and two on the bottom indicate that only two of the four DLLs on the top (and two of the four DLLs on the bottom) can be used for this purpose.




Figure 30: DLL Generation of 4x Clock in Virtex-E Devices

The dll\_4xe files in the xapp132.zip file show the DLL implementation in Verilog for Virtex-E devices. These files can be found at:

ftp://ftp.xilinx.com/pub/applications/xapp/xapp132.zip

## **Using Block SelectRAM+ Features**

The Virtex FPGA Series provides dedicated blocks of on-chip, true dual-read/write port synchronous RAM, with 4096 memory cells. Each port of the block SelectRAM+memory can be independently configured as a read/write port, a read port, a write port, and can be configured to a specific data width. The block SelectRAM+ memory offers

new capabilities allowing the FPGA designer to simplify designs.

## **Operating Modes**

VIrtex-E block SelectRAM+ memory supports two operating modes:

- Read Through
- Write Back

## Read Through (one clock edge)

The read address is registered on the read port clock edge and data appears on the output after the RAM access time. Some memories might place the latch/register at the outputs, depending on whether a faster clock-to-out versus set-up time is desired. This is generally considered to be an inferior solution, since it changes the read operation to an asynchronous function with the possibility of missing an address/control line transition during the generation of the read pulse clock.

## Write Back (one clock edge)

The write address is registered on the write port clock edge and the data input is written to the memory and mirrored on the output.

#### **Block SelectRAM+ Characteristics**

- All inputs are registered with the port clock and have a set-up to clock timing specification.
- All outputs have a read through or write back function depending on the state of the port WE pin. The outputs relative to the port clock are available after the clock-to-out timing specification.
- The block SelectRAMs are true SRAM memories and do not have a combinatorial path from the address to the output. The LUT SelectRAM+ cells in the CLBs are still available with this function.
- The ports are completely independent from each other (i.e., clocking, control, address, read/write function, and data width) without arbitration.
- A write operation requires only one clock edge.
- · A read operation requires only one clock edge.

The output ports are latched with a self timed circuit to guarantee a glitch free read. The state of the output port does not change until the port executes another read or write operation.

### **Library Primitives**

Figure 31 and Figure 32 show the two generic library block SelectRAM+ primitives. Table 14 describes all of the available primitives for synthesis and simulation.






Figure 42: Input/Output Buffer Symbol (IOBUF)

The following list details variations of the IOBUF symbol.

- IOBUF
- IOBUF S 2
- IOBUF S 4
- IOBUF S 6
- IOBUF\_S\_8
- IOBUF S 12
- IOBUF\_S\_16
- IOBUF\_S\_24
- IOBUF F 2
- IOBUF\_F\_4
- IOBUF\_F\_6
- IOBUF\_F\_8
- IOBUF F 12
- IOBUF\_F\_16
- IOBUF\_F\_24
- IOBUF\_LVCMOS2
- IOBUF PCI33 3
- IOBUF PCI66 3
- IOBUF\_GTL
- IOBUF GTLP
- IOBUF\_HSTL\_I
- IOBUF\_HSTL\_III
- IOBUF\_HSTL\_IV
- IOBUF SSTL3 I
- IOBUF\_SSTL3\_II
- IOBUF\_SSTL2\_I
- IOBUF\_SSTL2\_II
- IOBUF\_CTT
- IOBUF\_AGP
- IOBUF LVCMOS18
- IOBUF\_LVDS
- IOBUF\_LVPECL

When the IOBUF symbol used supports an I/O standard that requires a differential amplifier input, the IOBUF automatically configures with a differential amplifier input buffer.

The low-voltage I/O standards with a differential amplifier input require an external reference voltage input V<sub>RFF</sub>

The voltage reference signal is "banked" within the Virtex-E device on a half-edge basis such that for all packages there are eight independent  $V_{REF}$  banks internally. See Figure 38, page 34 for a representation of the Virtex-E I/O banks. Within each bank approximately one of every six I/O pins is automatically configured as a  $V_{REF}$  input. After placing a differential amplifier input signal within a given  $V_{REF}$  bank, the same external source must drive all I/O pins configured as a  $V_{REF}$  input.

IOBUF placement restrictions require any differential amplifier input signals within a bank be of the same standard.

The Virtex-E series supports eight banks for the HQ and PQ packages. The CS package supports four  $V_{CCO}$  banks.

Additional restrictions on the Virtex-E SelectI/O IOBUF placement require that within a given  $V_{CCO}$  bank each IOBUF must share the same output source drive voltage. Input buffers of any type and output buffers that do not require  $V_{CCO}$  can be placed within the same  $V_{CCO}$  bank. The LOC property can specify a location for the IOBUF.

An optional delay element is associated with the input path in each IOBUF. When the IOBUF drives an input flip-flop within the IOB, the delay element activates by default to ensure a zero hold-time requirement. Override this default with the NODELAY=TRUE property.

In the case when the IOBUF does not drive an input flip-flop within the IOB, the delay element de-activates by default to provide higher performance. To delay the input signal, activate the delay element with the DELAY=TRUE property.

3-state output buffers and bidirectional buffers can have either a weak pull-up resistor, a weak pull-down resistor, or a weak "keeper" circuit. Control this feature by adding the appropriate symbol to the output net of the IOBUF (PULLUP, PULLDOWN, or KEEPER).

#### **SelectI/O Properties**

Access to some of the SelectI/O features (for example, location constraints, input delay, output drive strength, and slew rate) is available through properties associated with these features.

#### Input Delay Properties

An optional delay element is associated with each IBUF. When the IBUF drives a flip-flop within the IOB, the delay element activates by default to ensure a zero hold-time requirement. Use the NODELAY=TRUE property to override this default.

In the case when the IBUF does not drive a flip-flop within the IOB, the delay element by default de-activates to provide higher performance. To delay the input signal, activate the delay element with the DELAY=TRUE property.



Input termination techniques include the following.

- None
- Parallel (Shunt)

These termination techniques can be applied in any combination. A generic example of each combination of termination methods appears in Figure 43.




Figure 43: Overview of Standard Input and Output Termination Methods

#### Simultaneous Switching Guidelines

Ground bounce can occur with high-speed digital ICs when multiple outputs change states simultaneously, causing undesired transient behavior on an output, or in the internal logic. This problem is also referred to as the Simultaneous Switching Output (SSO) problem.

Ground bounce is primarily due to current changes in the combined inductance of ground pins, bond wires, and ground metallization. The IC internal ground level deviates from the external system ground level for a short duration (a few nanoseconds) after multiple outputs change state simultaneously.

Ground bounce affects stable Low outputs and all inputs because they interpret the incoming signal by comparing it to the internal ground. If the ground bounce amplitude exceeds the actual instantaneous noise margin, then a non-changing input can be interpreted as a short pulse with a polarity opposite to the ground bounce.

Table 21 provides guidelines for the maximum number of simultaneously switching outputs allowed per output power/ground pair to avoid the effects of ground bounce. See Table 22 for the number of effective output power/ground pairs for each Virtex-E device and package combination.

Table 21: Guidelines for Max Number of Simultaneously Switching Outputs per Power/Ground Pair

|                                   | Package      |    |        |
|-----------------------------------|--------------|----|--------|
| Standard                          | BGA, CS, FGA | HQ | PQ, TQ |
| LVTTL Slow Slew Rate, 2 mA drive  | 68           | 49 | 36     |
| LVTTL Slow Slew Rate, 4 mA drive  | 41           | 31 | 20     |
| LVTTL Slow Slew Rate, 6 mA drive  | 29           | 22 | 15     |
| LVTTL Slow Slew Rate, 8 mA drive  | 22           | 17 | 12     |
| LVTTL Slow Slew Rate, 12 mA drive | 17           | 12 | 9      |
| LVTTL Slow Slew Rate, 16 mA drive | 14           | 10 | 7      |
| LVTTL Slow Slew Rate, 24 mA drive | 9            | 7  | 5      |
| LVTTL Fast Slew Rate, 2 mA drive  | 40           | 29 | 21     |
| LVTTL Fast Slew Rate, 4 mA drive  | 24           | 18 | 12     |
| LVTTL Fast Slew Rate, 6 mA drive  | 17           | 13 | 9      |
| LVTTL Fast Slew Rate, 8 mA drive  | 13           | 10 | 7      |
| LVTTL Fast Slew Rate, 12 mA drive | 10           | 7  | 5      |
| LVTTL Fast Slew Rate, 16 mA drive | 8            | 6  | 4      |
| LVTTL Fast Slew Rate, 24 mA drive | 5            | 4  | 3      |
| LVCMOS                            | 10           | 7  | 5      |
| PCI                               | 8            | 6  | 4      |
| GTL                               | 4            | 4  | 4      |
| GTL+                              | 4            | 4  | 4      |

Table 43: Output Library Macros

| Table 40. Output Elbrary maoros |               |         |  |  |
|---------------------------------|---------------|---------|--|--|
| Name                            | Inputs        | Outputs |  |  |
| OBUFDS_FD_LVDS                  | D, C          | O, OB   |  |  |
| OBUFDS_FDE_LVDS                 | DD, CE, C     | O, OB   |  |  |
| OBUFDS_FDC_LVDS                 | D, C, CLR     | O, OB   |  |  |
| OBUFDS_FDCE_LVDS                | D, CE, C, CLR | O, OB   |  |  |
| OBUFDS_FDP_LVDS                 | D, C, PRE     | O, OB   |  |  |
| OBUFDS_FDPE_LVDS                | D, CE, C, PRE | O, OB   |  |  |
| OBUFDS_FDR_LVDS                 | D, C, R       | O, OB   |  |  |
| OBUFDS_FDRE_LVDS                | D, CE, C, R   | O, OB   |  |  |
| OBUFDS_FDS_LVDS                 | D, C, S       | O, OB   |  |  |
| OBUFDS_FDSE_LVDS                | D, CE, C, S   | O, OB   |  |  |
| OBUFDS_LD_LVDS                  | D, G          | O, OB   |  |  |
| OBUFDS_LDE_LVDS                 | D, GE, G      | O, OB   |  |  |
| OBUFDS_LDC_LVDS                 | D, G, CLR     | O, OB   |  |  |
| OBUFDS_LDCE_LVDS                | D, GE, G, CLR | O, OB   |  |  |
| OBUFDS_LDP_LVDS                 | D, G, PRE     | O, OB   |  |  |
| OBUFDS_LDPE_LVDS                | D, GE, G, PRE | O, OB   |  |  |

## **Creating LVDS Output 3-State Buffers**

LVDS output 3-state buffers can be placed in a wide number of IOB locations. The exact locations are dependent on the package used. The Virtex-E package information lists the possible locations as IO\_L#P for the P-side and IO\_L#N for the N-side, where # is the pair number.

#### **HDL** Instantiation

Both output 3-state buffers are required to be instantiated in the design and placed on the correct IO\_L#P and IO\_L#N locations. The IOB must have the same net source the following pins, clock (C), set/reset (SR), 3-state (T), 3-state clock enable (TCE), output (O), output clock enable (OCE). In addition, the output (O) pins must be inverted with respect to each other, and if output registers are used, the INIT states must be opposite values (one High and one Low). If 3-state registers are used, they must be initialized to the same state. Failure to follow these rules leads to DRC errors in the software.

#### **VHDL** Instantiation

```
data0_p: OBUFT_LVDS port map
(I=>data_int(0), T=>data_tri,
0=>data_p(0));
data0_inv: INV port map
(I=>data_int(0), O=>data_n_int(0));
data0_n: OBUFT_LVDS port map
(I=>data_n_int(0), T=>data_tri,
0=>data_n(0));
```

#### **Verilog Instantiation**

```
OBUFT_LVDS data0_p (.I(data_int[0]),
.T(data_tri), .O(data_p[0]));
INV          data0_inv (.I(data_int[0],
.O(data_n_int[0]);
OBUFT_LVDS data0_n (.I(data_n_int[0]),
.T(data_tri), .O(data_n[0]));
```

#### **Location Constraints**

All LVDS buffers must be explicitly placed on a device. For the output buffers this can be done with the following constraint in the .ucf or .ncf file.

```
NET data_p<0> LOC = D28; # IO_LOP
NET data_n<0> LOC = B29; # IO_LON
```

## Synchronous vs. Asynchronous 3-State Outputs

If the outputs are synchronous (registered in the IOB), then any IO\_L#PIN pair can be used. If the outputs are asynchronous (no output register), then they must use one of the pairs that are part of the same IOB group at the end of a ROW or COLUMN in the device. This applies for either the 3-state pin or the data out pin.

LVDS pairs that can be used as asynchronous outputs are listed in the Virtex-E pinout tables. Some pairs are marked as "asynchronous capable" for all devices in that package, and others are marked as available only for that device in the package. If the device size might be changed at some point in the product lifetime, then only the common pairs for all packages should be used.

## Adding Output and 3-State Registers

All LVDS buffers can have an output register in the IOB. The output registers must be in both the P-side and N-side IOBs. All the normal IOB register options are available (FD, FDE, FDC, FDCE, FDP, FDPE, FDR, FDRE, FDS, FDSE, LD, LDE, LDC, LDCE, LDP, LDPE). The register elements can be inferred or explicitly instantiated in the HDL code.

Special care must be taken to insure that the D pins of the registers are inverted and that the INIT states of the registers are opposite. The 3-state (T), 3-state clock enable (CE), clock pin (C), output clock enable (CE) and set/reset (CLR/PRE or S/R) pins must connect to the same source. Failure to do this leads to a DRC error in the software.



## Virtex<sup>™</sup>-E 1.8 V Field Programmable Gate Arrays

DS022-3 (v2.9.2) March 14, 2003

**Production Product Specification** 

## Virtex-E Electrical Characteristics

#### **Definition of Terms**

Electrical and switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

**Advance**: These speed files are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

**Preliminary**: These speed files are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

**Production**: These speed files are released once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications. Contact the factory for design considerations requiring more detailed information.

Table 1 correlates the current status of each Virtex-E device with a corresponding speed file designation.

Table 1: Virtex-E Device Speed Grade Designations

|          | Speed Grade Designations |             |            |  |
|----------|--------------------------|-------------|------------|--|
| Device   | Advance                  | Preliminary | Production |  |
| XCV50E   |                          |             | -8, -7, -6 |  |
| XCV100E  |                          |             | -8, -7, -6 |  |
| XCV200E  |                          |             | -8, -7, -6 |  |
| XCV300E  |                          |             | -8, -7, -6 |  |
| XCV400E  |                          |             | -8, -7, -6 |  |
| XCV600E  |                          |             | -8, -7, -6 |  |
| XCV1000E |                          |             | -8, -7, -6 |  |
| XCV1600E |                          |             | -8, -7, -6 |  |
| XCV2000E |                          |             | -8, -7, -6 |  |
| XCV2600E |                          |             | -8, -7, -6 |  |
| XCV3200E |                          |             | -8, -7, -6 |  |

All specifications are subject to change without notice.



## **Revision History**

The following table shows the revision history for this document.

| Date     | Version | Revision  |  |  |  |
|----------|---------|---|--|--|--|
| 12/7/99  | 1.0     | Initial Xilinx release.   |  |  |  |
| 1/10/00  | 1.1     | Re-released with spd.txt v. 1.18, FG860/900/1156 package information, and additional DLL, Select RAM and SelectI/O information.   |  |  |  |
| 1/28/00  | 1.2     | Added Delay Measurement Methodology table, updated SelectI/O section, Figures 30, 54, $\&$ 55, text explaining Table 5, $T_{BYP}$ values, buffered Hex Line info, p. 8, I/O Timing Measurement notes, notes for Tables 15, 16, and corrected F1156 pinout table footnote references.  |  |  |  |
| 2/29/00  | 1.3     | Updated pinout tables, V <sub>CC</sub> page 20, and corrected Figure 20.  |  |  |  |
| 5/23/00  | 1.4     | Correction to table on p. 22.   |  |  |  |
| 7/10/00  | 1.5     | <ul> <li>Numerous minor edits.</li> <li>Data sheet upgraded to Preliminary.</li> <li>Preview -8 numbers added to Virtex-E Electrical Characteristics tables.</li> </ul>   |  |  |  |
| 8/1/00   | 1.6     | <ul><li>Reformatted entire document to follow new style guidelines.</li><li>Changed speed grade values in tables on pages 35-37.</li></ul>  |  |  |  |
| 9/20/00  | 1.7     | <ul> <li>Min values added to Virtex-E Electrical Characteristics tables.</li> <li>XCV2600E and XCV3200E numbers added to Virtex-E Electrical Characteristics tables (Module 3).</li> <li>Corrected user I/O count for XCV100E device in Table 1 (Module 1).</li> <li>Changed several pins to "No Connect in the XCV100E" and removed duplicate V<sub>CCINT</sub> pins in Table ~ (Module 4).</li> <li>Changed pin J10 to "No connect in XCV600E" in Table 74 (Module 4).</li> <li>Changed pin J30 to "VREF option only in the XCV600E" in Table 74 (Module 4).</li> <li>Corrected pair 18 in Table 75 (Module 4) to be "AO in the XCV1000E, XCV1600E".</li> </ul> |  |  |  |
| 11/20/00 | 1.8     | <ul> <li>Upgraded speed grade -8 numbers in Virtex-E Electrical Characteristics tables to Preliminary.</li> <li>Updated minimums in Table 13 and added notes to Table 14.</li> <li>Added to note 2 to Absolute Maximum Ratings.</li> <li>Changed speed grade -8 numbers for T<sub>SHCKO32</sub>, T<sub>REG</sub>, T<sub>BCCS</sub>, and T<sub>ICKOF</sub></li> <li>Changed all minimum hold times to -0.4 under Global Clock Set-Up and Hold for LVTTL Standard, with DLL.</li> <li>Revised maximum T<sub>DLLPW</sub> in -6 speed grade for DLL Timing Parameters.</li> <li>Changed GCLK0 to BA22 for FG860 package in Table 46.</li> </ul>                       |  |  |  |
| 2/12/01  | 1.9     | <ul> <li>Revised footnote for Table 14.</li> <li>Added numbers to Virtex-E Electrical Characteristics tables for XCV1000E and XCV2000E devices.</li> <li>Updated Table 27 and Table 78 to include values for XCV400E and XCV600E devices.</li> <li>Revised Table 62 to include pinout information for the XCV400E and XCV600E devices in the BG560 package.</li> <li>Updated footnotes 1 and 2 for Table 76 to include XCV2600E and XCV3200E devices.</li> </ul>  |  |  |  |
| 4/02/01  | 2.0     | <ul> <li>Updated numerous values in Virtex-E Switching Characteristics tables.</li> <li>Converted data sheet to modularized format. See the Virtex-E Data Sheet section.</li> </ul>   |  |  |  |
| 4/19/01  | 2.1     | <ul> <li>Updated values in Virtex-E Switching Characteristics tables.</li> </ul>  |  |  |  |



Table 4: CS144 — XCV50E, XCV100E, XCV200E

| Bank | Pin Description | Pin # |
|------|-----------------|-------|
| 1    | VCCO            | A13   |
| 1    | VCCO            | D7    |
| 2    | VCCO            | B12   |
| 3    | VCCO            | G11   |
| 3    | VCCO            | M13   |
| 4    | VCCO            | N13   |
| 5    | VCCO            | N1    |
| 5    | VCCO            | N7    |
| 6    | VCCO            | M2    |
| 7    | VCCO            | B2    |
| 7    | VCCO            | G2    |
|      |                 |       |
| NA   | GND             | A1    |
| NA   | GND             | B9    |
| NA   | GND             | B11   |
| NA   | GND             | C7    |
| NA   | GND             | D5    |
| NA   | GND             | E4    |
| NA   | GND             | E11   |
| NA   | GND             | F1    |
| NA   | GND             | G10   |
| NA   | GND             | J1    |
| NA   | GND             | J12   |
| NA   | GND             | L3    |
| NA   | GND             | L5    |
| NA   | GND             | L7    |
| NA   | GND             | L9    |
| NA   | GND             | N12   |

#### Notes:

- V<sub>REF</sub> or I/O option only in the XCV200E; otherwise, I/O option only.
- 2. V<sub>REF</sub> or I/O option only in the XCV100E, 200E; otherwise, I/O option only.

#### **CS144 Differential Pin Pairs**

Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A  $\sqrt{}$  in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock.

*Table 5:* CS144 Differential Pin Pair Summary XCV50E, XCV100E, XCV200E

|      |                           | Р         | N       |              | Other         |
|------|---------------------------|-----------|---------|--------------|---------------|
| Pair | Bank                      | Pin       | Pin     | AO           | Functions     |
|      | Global Differential Clock |           |         |              |               |
| 0    | 4                         | K7        | N8      | NA           | IO_DLL_L18P   |
| 1    | 5                         | M7        | M6      | NA           | IO_DLL_L18N   |
| 2    | 1                         | A7        | В7      | NA           | IO_DLL_L2P    |
| 3    | 0                         | A6        | C6      | NA           | IO_DLL_L2N    |
|      |                           |           | IO LVDS | 3            |               |
| T    | otal Pairs                | : 30, Asy | nchrono | us Out       | out Pairs: 18 |
| 0    | 0                         | A4        | B4      | $\checkmark$ | VREF          |
| 1    | 0                         | A5        | B5      | √            | -             |
| 2    | 1                         | В7        | C6      | NA           | IO_LVDS_DLL   |
| 3    | 1                         | D8        | C8      | √            | -             |
| 4    | 1                         | D9        | C9      | V            | VREF          |
| 5    | 1                         | D10       | C10     | V            | CS, WRITE     |
| 6    | 2                         | C11       | C12     | V            | DIN, D0       |
| 7    | 2                         | D13       | E10     | 1            | D1, VREF      |
| 8    | 2                         | E12       | E13     | √            | D2            |
| 9    | 2                         | F10       | F11     | 1            | D3, VREF      |
| 10   | 3                         | F13       | G13     | NA           | -             |
| 11   | 3                         | H12       | H11     | 1            | D4, VREF      |
| 12   | 3                         | H10       | J13     | <b>√</b>     | D5            |
| 13   | 3                         | J11       | J10     | 1            | D6, VREF      |
| 14   | 3                         | K10       | L13     | √            | INIT          |
| 15   | 4                         | L11       | M11     | √            | -             |
| 16   | 4                         | N10       | K9      | √            | VREF          |
| 17   | 4                         | N9        | K8      | √            | -             |



*Table 6:* PQ240 — XCV50E, XCV100E, XCV200E, XCV300E, XCV400E

| Pin # | Pin Description | Bank |  |
|-------|-----------------|------|--|
| P137  | VCCINT          | NA   |  |
| P104  | VCCINT          | NA   |  |
| P88   | VCCINT          | NA   |  |
| P77   | VCCINT          | NA   |  |
| P43   | VCCINT          | NA   |  |
| P32   | VCCINT          | NA   |  |
| P16   | VCCINT          | NA   |  |
|       |                 |      |  |
| P240  | VCCO            | 7    |  |
| P232  | VCCO            | 0    |  |
| P226  | VCCO            | 0    |  |
| P212  | VCCO            | 0    |  |
| P207  | VCCO            | 1    |  |
| P197  | VCCO            | 1    |  |
| P180  | VCCO            | 1    |  |
| P176  | VCCO            | 2    |  |
| P165  | VCCO            | 2    |  |
| P150  | VCCO            | 2    |  |
| P146  | VCCO            | 3    |  |
| P136  | VCCO            | 3    |  |
| P121  | VCCO            | 3    |  |
| P116  | VCCO            | 4    |  |
| P105  | VCCO            | 4    |  |
| P90   | VCCO            | 4    |  |
| P85   | VCCO            | 5    |  |
| P76   | VCCO            | 5    |  |
| P61   | VCCO            | 5    |  |
| P55   | VCCO            | 6    |  |
| P44   | VCCO            | 6    |  |
| P30   | VCCO            | 6    |  |
| P25   | VCCO 7          |      |  |
| P15   | VCCO 7          |      |  |
|       |                 |      |  |
| P233  | GND             | NA   |  |
| P227  | GND             | NA   |  |

*Table 6:* PQ240 — XCV50E, XCV100E, XCV200E, XCV300E, XCV400E

| Pin #  | Pin Description | Bank |  |
|--------|-----------------|------|--|
| P219   | GND             | NA   |  |
| P211   | GND             | NA   |  |
| P204   | GND             | NA   |  |
| P196   | GND             | NA   |  |
| P190   | GND             | NA   |  |
| P182   | GND             | NA   |  |
| P172   | GND             | NA   |  |
| P166   | GND             | NA   |  |
| P158   | GND             | NA   |  |
| P151   | GND             | NA   |  |
| P143   | GND             | NA   |  |
| P135   | GND             | NA   |  |
| P129   | GND             | NA   |  |
| P119   | GND             | NA   |  |
| P112   | GND             | NA   |  |
| P106   | GND             | NA   |  |
| P98    | GND             | NA   |  |
| P91    | GND             | NA   |  |
| P83    | GND             | NA   |  |
| P75    | GND             | NA   |  |
| P69    | GND             | NA   |  |
| P59    | GND             | NA   |  |
| P51    | GND             | NA   |  |
| P45    | GND             | NA   |  |
| P37    | GND             | NA   |  |
| P29    | GND             | NA   |  |
| P22    | GND             | NA   |  |
| P14    | GND NA          |      |  |
| P8     | GND NA          |      |  |
| P1     | GND             | NA   |  |
| Notes: | 1               | 1    |  |

#### Notes:

- 1.  $V_{REF}$  or I/O option only in the XCV100E, 200E, 300E, 400E; otherwise, I/O option only.
- V<sub>REF</sub> or I/O option only in the XCV200E, 300E, 400E; otherwise, I/O option only.
- V<sub>REF</sub> or I/O option only in the XCV400E; otherwise, I/O option only.



#### **BG352 Differential Pin Pairs**

Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A check ( $\sqrt{}$ ) in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock

*Table 11:* BG352 Differential Pin Pair Summary XCV100E, XCV200E, XCV300E

|      |          | Р         | N          |              | Other           |
|------|----------|-----------|------------|--------------|-----------------|
| Pair | Bank     | Pin       | Pin        | AO           | Functions       |
|      |          | Global I  | Differenti | al Cloc      | k               |
| 0    | 4        | AE13      | AC13       | NA           | IO LVDS 55      |
| 1    | 5        | AF14      | AD14       | NA           | IO LVDS 55      |
| 2    | 1        | B14       | A13        | NA           | IO LVDS 9       |
| 3    | 0        | D14       | A15        | NA           | IO LVDS 9       |
|      |          |           | IO LVDS    |              |                 |
| Tota | l Output | s: 87, As | synchron   | ous O        | utput Pairs: 43 |
| 0    | 0        | B23       | D21        | $\checkmark$ | VREF_0          |
| 1    | 0        | D20       | A23        | $\sqrt{}$    | -               |
| 2    | 0        | B22       | C21        | $\sqrt{}$    | VREF_0          |
| 3    | 0        | A21       | B20        | 2            | -               |
| 4    | 0        | B19       | C19        | $\checkmark$ | VREF_0          |
| 5    | 0        | C18       | D17        | $\sqrt{}$    | -               |
| 6    | 0        | A18       | C17        | 2            | -               |
| 7    | 0        | C16       | B17        | $\checkmark$ | -               |
| 8    | 0        | D15       | A16        | $\checkmark$ | VREF_0          |
| 9    | 1        | A13       | A15        | $\sqrt{}$    | GCLK LVDS 3/2   |
| 10   | 1        | A12       | C13        | 2            | -               |
| 11   | 1        | C12       | B12        | $\checkmark$ | VREF_1          |
| 12   | 1        | B11       | A11        | √            | -               |
| 13   | 1        | D11       | C11        | 2            | -               |
| 14   | 1        | C10       | B9         | √            | -               |
| 15   | 1        | C9        | B8         | √            | VREF_1          |
| 16   | 1        | A7        | D9         | 1            | -               |
| 17   | 1        | В6        | A6         | √            | VREF_1          |
| 18   | 1        | A4        | C7         | $\sqrt{}$    | -               |

*Table 11:* **BG352 Differential Pin Pair Summary XCV100E**, **XCV200E**, **XCV300E** 

| ACV 100 | ,    | Р    | N    |              | Other     |
|---------|------|------|------|--------------|-----------|
| Pair    | Bank | Pin  | Pin  | AO           | Functions |
| 19      | 1    | D6   | C6   | √            | VREF_1    |
| 20      | 1    | C4   | D5   | <b>√</b>     | CS        |
| 21      | 2    | E4   | D3   | <b>√</b>     | DIN_D0    |
| 22      | 2    | D2   | C1   | <b>√</b>     | VREF_2    |
| 23      | 2    | G4   | F3   | <b>√</b>     | -         |
| 24      | 2    | E2   | F2   | √            | VREF_2    |
| 25      | 2    | F1   | J4   | 2            | -         |
| 26      | 2    | H2   | G1   | $\sqrt{}$    | D1        |
| 27      | 2    | J3   | J2   | <b>√</b>     | D2        |
| 28      | 2    | J1   | L4   | 1            | -         |
| 29      | 2    | L3   | L2   |              | -         |
| 30      | 2    | M4   | МЗ   | <b>√</b>     | D3        |
| 31      | 2    | M2   | M1   | 2            | -         |
| 32      | 2    | N4   | N2   | $\checkmark$ | -         |
| 33      | 3    | R1   | R2   | 2            | -         |
| 34      | 3    | R3   | R4   | $\checkmark$ | VREF_3    |
| 35      | 3    | T2   | U2   | $\checkmark$ | -         |
| 36      | 3    | T4   | V1   | 1            | -         |
| 37      | 3    | U3   | U4   | $\sqrt{}$    | D5        |
| 38      | 3    | V3   | V4   | $\sqrt{}$    | VREF_3    |
| 39      | 3    | Y1   | Y2   | 1            | -         |
| 40      | 3    | AA2  | Y3   | $\checkmark$ | VREF_3    |
| 41      | 3    | AC1  | AB2  | $\checkmark$ | -         |
| 42      | 3    | AA4  | AC2  | $\checkmark$ | VREF_3    |
| 43      | 3    | AC3  | AD2  | $\checkmark$ | INIT      |
| 44      | 4    | AC5  | AD4  | $\checkmark$ | -         |
| 45      | 4    | AE4  | AF3  | $\checkmark$ | VREF_4    |
| 46      | 4    | AC7  | AD6  | $\checkmark$ | -         |
| 47      | 4    | AE5  | AE6  | $\checkmark$ | VREF_4    |
| 48      | 4    | AF6  | AC9  | 2            | -         |
| 49      | 4    | AE8  | AF7  | $\sqrt{}$    | VREF_4    |
| 50      | 4    | AD9  | AE9  | $\checkmark$ | -         |
| 51      | 4    | AF9  | AC11 | 2            | -         |
| 52      | 4    | AD11 | AE11 | $\sqrt{}$    | -         |
| 53      | 4    | AC12 | AD12 | $\checkmark$ | VREF_4    |
| 54      | 4    | AE12 | AF12 | 2            | -         |



#### **BG432 Differential Pin Pairs**

Virtex-E devices have differential pin pairs that can also Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A  $\sqrt{}$  in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock.

*Table 13:* **BG432 Differential Pin Pair Summary XCV300E, XCV400E, XC600E** 

| Pair                      | Bank      | Р                  | N        | AO        | Other           |  |  |
|---------------------------|-----------|--------------------|----------|-----------|-----------------|--|--|
|                           |           | Pin                | Pin      |           | Functions       |  |  |
| Global Differential Clock |           |                    |          |           |                 |  |  |
| 0                         | 4         | AL16               | AH15     | NA        | IO_DLL_L86P     |  |  |
| 1                         | 5         | AK16               | AL17     | NA        | IO_DLL_L86N     |  |  |
| 2                         | 1         | A16                | B16      | NA        | IO_DLL_L16P     |  |  |
| 3                         | 0         | D17                | C17      | NA        | IO_DLL_L16N     |  |  |
|                           | 1         |                    | IO LVDS  |           |                 |  |  |
| To                        | tal Outpu | ıts: 137, <i>I</i> | Asynchro | nous O    | utput Pairs: 63 |  |  |
| 0                         | 0         | D27                | B29      | 1         | -               |  |  |
| 1                         | 0         | C27                | B28      | $\sqrt{}$ | -               |  |  |
| 2                         | 0         | A28                | D26      | $\sqrt{}$ | VREF            |  |  |
| 3                         | 0         | C26                | B27      | 2         | -               |  |  |
| 4                         | 0         | A27                | D25      | $\sqrt{}$ | -               |  |  |
| 5                         | 0         | C25                | D24      | $\sqrt{}$ | VREF            |  |  |
| 6                         | 0         | D23                | B25      | 1         | -               |  |  |
| 7                         | 0         | B24                | C24      | 1         | VREF            |  |  |
| 8                         | 0         | A24                | D22      | $\sqrt{}$ | VREF            |  |  |
| 9                         | 0         | B22                | C22      | $\sqrt{}$ | -               |  |  |
| 10                        | 0         | D20                | C21      | $\sqrt{}$ | -               |  |  |
| 11                        | 0         | C20                | B21      | <b>√</b>  | -               |  |  |
| 12                        | 0         | D19                | A20      | V         | -               |  |  |
| 13                        | 0         | A19                | B19      | V         | VREF            |  |  |
| 14                        | 0         | D18                | B18      | 1         | -               |  |  |
| 15                        | 0         | B17                | C18      | 1         | VREF            |  |  |

*Table 13:* **BG432 Differential Pin Pair Summary XCV300E**, **XCV400E**, **XC600E** 

| Pin   | Pair | Bank | P   | N   | AO | Other         |
|---|------|------|-----|-----|----|---------------|
| 17  |      |      | Pin | Pin |    |               |
| 18       1       D15       C15       1       -         19       1       A13       B14       √       VREF         20       1       D14       B13       √       -         21       1       B12       C13       √       -         21       1       B12       C13       √       -         22       1       C12       D13       √       -         23       1       C11       D12       √       -         24       1       C10       B10       √       VREF         25       1       D10       C9       1       VREF         26       1       B8       A8       1       -         26       1       B8       A8       1       -         26       1       B8       A8       1       -         27       1       B7       C8       √       VREF         28       1       A6       D8       √       -         30       1       C6       A5       √       VREF         31       1       D6       B5       √       V       CS, WRITE   | 16   | 1    | B16 | C17 | NA | IO_LVDS_DLL   |
| 19  | 17   | 1    | B15 | A15 | 1  | VREF          |
| 20  | 18   | 1    | D15 | C15 | 1  | -             |
| 21  | 19   | 1    | A13 | B14 | √  | VREF          |
| 22  | 20   | 1    | D14 | B13 | √  | -             |
| 23       1       C11       D12       √       -         24       1       C10       B10       √       VREF         25       1       D10       C9       1       VREF         26       1       B8       A8       1       -         27       1       B7       C8       √       VREF         28       1       A6       D8       √       -         29       1       D7       B6       2       -         30       1       C6       A5       √       VREF         31       1       D6       B5       √       -         32       1       C5       A4       1       -         33       1       D5       B4       √       CS, WRITE         34       2       D3       C2       √       DIN, DO, BUSY         35       2       D2       E4       3       -         36       2       D1       E3       4       -         37       2       E2       F4       1       VREF         38       2       E1       F3       5       -   | 21   | 1    | B12 | C13 | √  | -             |
| 24       1       C10       B10       √       VREF         25       1       D10       C9       1       VREF         26       1       B8       A8       1       -         27       1       B7       C8       √       VREF         28       1       A6       D8       √       -         29       1       D7       B6       2       -         30       1       C6       A5       √       VREF         31       1       D6       B5       √       -         32       1       C5       A4       1       -         33       1       D5       B4       √       CS, WRITE         34       2       D3       C2       √       DIN, D0, BUSY         35       2       D2       E4       3       -         36       2       D1       E3       4       -         37       2       E2       F4       1       VREF         38       2       E1       F3       5       -         39       2       F2       G4       1       -   | 22   | 1    | C12 | D13 | √  | -             |
| 25  | 23   | 1    | C11 | D12 | V  | -             |
| 26       1       B8       A8       1       -         27       1       B7       C8       √       VREF         28       1       A6       D8       √       -         29       1       D7       B6       2       -         30       1       C6       A5       √       VREF         31       1       D6       B5       √       -         32       1       C5       A4       1       -         33       1       D5       B4       √       CS, WRITE         34       2       D3       C2       √       DIN, D0, BUSY         35       2       D2       E4       3       -         36       2       D1       E3       4       -         37       2       E2       F4       1       VREF         38       2       E1       F3       5       -         39       2       F2       G4       1       -         40       2       G3       G2       √       VREF         41       2       H3       H2       4       - <t< td=""><td>24</td><td>1</td><td>C10</td><td>B10</td><td>√</td><td>VREF</td></t<> | 24   | 1    | C10 | B10 | √  | VREF          |
| 27  | 25   | 1    | D10 | C9  | 1  | VREF          |
| 28  | 26   | 1    | B8  | A8  | 1  | -             |
| 29  | 27   | 1    | В7  | C8  | √  | VREF          |
| 30  | 28   | 1    | A6  | D8  | √  | -             |
| 31       1       D6       B5       √       -         32       1       C5       A4       1       -         33       1       D5       B4       √       CS, WRITE         34       2       D3       C2       √       DIN, D0, BUSY         35       2       D2       E4       3       -         36       2       D1       E3       4       -         37       2       E2       F4       1       VREF         38       2       E1       F3       5       -         39       2       F2       G4       1       -         40       2       G3       G2       √       VREF         41       2       H3       H2       4       -         42       2       H1       J4       1       VREF         43       2       J2       K4       √       D1         44       2       K2       K1       √       D2         45       2       L2       M4       4       -         46       2       M3       M2       1       - <td>29</td> <td>1</td> <td>D7</td> <td>B6</td> <td>2</td> <td>-</td>                 | 29   | 1    | D7  | B6  | 2  | -             |
| 32       1       C5       A4       1       -         33       1       D5       B4       √       CS, WRITE         34       2       D3       C2       √       DIN, D0, BUSY         35       2       D2       E4       3       -         36       2       D1       E3       4       -         37       2       E2       F4       1       VREF         38       2       E1       F3       5       -         39       2       F2       G4       1       -         40       2       G3       G2       √       VREF         41       2       H3       H2       4       -         42       2       H1       J4       1       VREF         43       2       J2       K4       √       D1         44       2       K2       K1       √       D2         45       2       L2       M4       4       -         46       2       M3       M2       1       -   | 30   | 1    | C6  | A5  | √  | VREF          |
| 33       1       D5       B4       √       CS, WRITE         34       2       D3       C2       √       DIN, D0, BUSY         35       2       D2       E4       3       -         36       2       D1       E3       4       -         37       2       E2       F4       1       VREF         38       2       E1       F3       5       -         39       2       F2       G4       1       -         40       2       G3       G2       √       VREF         41       2       H3       H2       4       -         42       2       H1       J4       1       VREF         43       2       J2       K4       √       D1         44       2       K2       K1       √       D2         45       2       L2       M4       4       -         46       2       M3       M2       1       -  | 31   | 1    | D6  | B5  | √  | -             |
| 34       2       D3       C2       √       DIN, D0, BUSY         35       2       D2       E4       3       -         36       2       D1       E3       4       -         37       2       E2       F4       1       VREF         38       2       E1       F3       5       -         39       2       F2       G4       1       -         40       2       G3       G2       √       VREF         41       2       H3       H2       4       -         42       2       H1       J4       1       VREF         43       2       J2       K4       √       D1         44       2       K2       K1       √       D2         45       2       L2       M4       4       -         46       2       M3       M2       1       -   | 32   | 1    | C5  | A4  | 1  | -             |
| 35  | 33   | 1    | D5  | B4  | √  | CS, WRITE     |
| 36       2       D1       E3       4       -         37       2       E2       F4       1       VREF         38       2       E1       F3       5       -         39       2       F2       G4       1       -         40       2       G3       G2       √       VREF         41       2       H3       H2       4       -         42       2       H1       J4       1       VREF         43       2       J2       K4       √       D1         44       2       K2       K1       √       D2         45       2       L2       M4       4       -         46       2       M3       M2       1       -   | 34   | 2    | D3  | C2  | √  | DIN, D0, BUSY |
| 37       2       E2       F4       1       VREF         38       2       E1       F3       5       -         39       2       F2       G4       1       -         40       2       G3       G2       √       VREF         41       2       H3       H2       4       -         42       2       H1       J4       1       VREF         43       2       J2       K4       √       D1         44       2       K2       K1       √       D2         45       2       L2       M4       4       -         46       2       M3       M2       1       -  | 35   | 2    | D2  | E4  | 3  | -             |
| 38       2       E1       F3       5       -         39       2       F2       G4       1       -         40       2       G3       G2       √       VREF         41       2       H3       H2       4       -         42       2       H1       J4       1       VREF         43       2       J2       K4       √       D1         44       2       K2       K1       √       D2         45       2       L2       M4       4       -         46       2       M3       M2       1       -  | 36   | 2    | D1  | E3  | 4  | -             |
| 39       2       F2       G4       1       -         40       2       G3       G2       √       VREF         41       2       H3       H2       4       -         42       2       H1       J4       1       VREF         43       2       J2       K4       √       D1         44       2       K2       K1       √       D2         45       2       L2       M4       4       -         46       2       M3       M2       1       -   | 37   | 2    | E2  | F4  | 1  | VREF          |
| 40       2       G3       G2       √       VREF         41       2       H3       H2       4       -         42       2       H1       J4       1       VREF         43       2       J2       K4       √       D1         44       2       K2       K1       √       D2         45       2       L2       M4       4       -         46       2       M3       M2       1       -  | 38   | 2    | E1  | F3  | 5  | -             |
| 41       2       H3       H2       4       -         42       2       H1       J4       1       VREF         43       2       J2       K4       √       D1         44       2       K2       K1       √       D2         45       2       L2       M4       4       -         46       2       M3       M2       1       -  | 39   | 2    | F2  | G4  | 1  | -             |
| 42       2       H1       J4       1       VREF         43       2       J2       K4       √       D1         44       2       K2       K1       √       D2         45       2       L2       M4       4       -         46       2       M3       M2       1       -   | 40   | 2    | G3  | G2  | V  | VREF          |
| 43       2       J2       K4       √       D1         44       2       K2       K1       √       D2         45       2       L2       M4       4       -         46       2       M3       M2       1       -   | 41   | 2    | НЗ  | H2  | 4  | -             |
| 44     2     K2     K1     √     D2       45     2     L2     M4     4     -       46     2     M3     M2     1     -   | 42   | 2    | H1  | J4  | 1  | VREF          |
| 45 2 L2 M4 4 -<br>46 2 M3 M2 1 -  | 43   | 2    | J2  | K4  | V  | D1            |
| 46 2 M3 M2 1 -  | 44   | 2    | K2  | K1  | √  | D2            |
|   | 45   | 2    | L2  | M4  | 4  | -             |
| 47 2 N4 N3 1 -  | 46   | 2    | МЗ  | M2  | 1  | -             |
| =       '   | 47   | 2    | N4  | N3  | 1  | -             |



*Table 14:* BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin# | See Note |
|------|-----------------|------|----------|
| 3    | IO_D4_L73P_YY   | W4   |          |
| 3    | IO_VREF_L73N_YY | W5   |          |
| 3    | IO_L74P_Y       | Y3   |          |
| 3    | IO_L74N_Y       | Y4   |          |
| 3    | IO_L75P_Y       | AA1  |          |
| 3    | IO_L75N_Y       | Y5   |          |
| 3    | IO_L76P_Y       | AA3  |          |
| 3    | IO_VREF_L76N_Y  | AA4  | 3        |
| 3    | IO_L77P_Y       | AB3  |          |
| 3    | IO_L77N_Y       | AA5  |          |
| 3    | IO_L78P_Y       | AC1  |          |
| 3    | IO_L78N_Y       | AB4  |          |
| 3    | IO_L79P_YY      | AC3  |          |
| 3    | IO_D5_L79N_YY   | AB5  |          |
| 3    | IO_D6_L80P_YY   | AC4  |          |
| 3    | IO_VREF_L80N_YY | AD3  |          |
| 3    | IO_L81P_Y       | AE1  |          |
| 3    | IO_L81N_Y       | AC5  |          |
| 3    | IO_L82P_Y       | AD4  |          |
| 3    | IO_VREF_L82N_Y  | AF1  | 4        |
| 3    | IO_L83P_Y       | AF2  |          |
| 3    | IO_L83N_Y       | AD5  |          |
| 3    | IO_L84P_Y       | AG2  |          |
| 3    | IO_VREF_L84N_Y  | AE4  | 1        |
| 3    | IO_L85P_YY      | AH1  |          |
| 3    | IO_VREF_L85N_YY | AE5  |          |
| 3    | IO_L86P_Y       | AF4  |          |
| 3    | IO_L86N_Y       | AJ1  |          |
| 3    | IO_L87P_Y       | AJ2  |          |
| 3    | IO_L87N_Y       | AF5  |          |
| 3    | IO_L88P_Y       | AG4  |          |
| 3    | IO_VREF_L88N_Y  | AK2  |          |
| 3    | IO_L89P_Y       | AJ3  |          |
| 3    | IO_L89N_Y       | AG5  |          |
| 3    | IO_L90P_Y       | AL1  |          |

*Table 14:* BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description  | Pin# | See Note |
|------|------------------|------|----------|
| 3    | IO_VREF_L90N_Y   | AH4  | 3        |
| 3    | IO_D7_L91P_YY    | AJ4  |          |
| 3    | IO_INIT_L91N_YY  | AH5  |          |
| 3    | Ю                | U4   |          |
|      |                  |      |          |
| 4    | GCK0             | AL17 |          |
| 4    | Ю                | AJ8  |          |
| 4    | Ю                | AJ11 |          |
| 4    | Ю                | AK6  |          |
| 4    | Ю                | AK9  |          |
| 4    | IO_L92P_YY       | AL4  |          |
| 4    | IO_L92N_YY       | AJ6  |          |
| 4    | IO_L93P_Y        | AK5  |          |
| 4    | IO_VREF_L93N_Y   | AN3  | 3        |
| 4    | IO_L94P_YY       | AL5  |          |
| 4    | IO_L94N_YY       | AJ7  |          |
| 4    | IO_VREF_L95P_YY  | AM4  |          |
| 4    | IO_L95N_YY       | AM5  |          |
| 4    | IO_L96P_Y        | AK7  |          |
| 4    | IO_L96N_Y        | AL6  |          |
| 4    | IO_L97P_YY       | AM6  |          |
| 4    | IO_L97N_YY       | AN6  |          |
| 4    | IO_VREF_L98P_YY  | AL7  |          |
| 4    | IO_L98N_YY       | AJ9  |          |
| 4    | IO_L99P_Y        | AN7  |          |
| 4    | IO_VREF_L99N_Y   | AL8  | 1        |
| 4    | IO_L100P_Y       | AM8  |          |
| 4    | IO_L100N_Y       | AJ10 |          |
| 4    | IO_VREF_L101P_Y  | AL9  | 4        |
| 4    | IO_L101N_Y       | AM9  |          |
| 4    | IO_L102P_Y       | AK10 |          |
| 4    | IO_L102N_Y       | AN9  |          |
| 4    | IO_VREF_L103P_YY | AL10 |          |
| 4    | IO_L103N_YY      | AM10 |          |
| 4    | IO_L104P_YY      | AL11 |          |



Table 20: FG676 — XCV400E, XCV600E

| Bank | Pin Description  | Pin #            |
|------|------------------|------------------|
| 5    | IO_L129N_Y       | AB9              |
| 5    | IO_L130P_YY      | AA9              |
| 5    | IO_L130N_YY      | AF6              |
| 5    | IO_L131P_YY      | AC8              |
| 5    | IO_VREF_L131N_YY | AC7              |
| 5    | IO_L132P_YY      | AD6              |
| 5    | IO_L132N_YY      | Y9               |
| 5    | IO_L133P_YY      | AE5              |
| 5    | IO_L133N_YY      | AA8              |
| 5    | IO_L134P_YY      | AC6              |
| 5    | IO_VREF_L134N_YY | AB8              |
| 5    | IO_L135P_YY      | AD5              |
| 5    | IO_L135N_YY      | AA7              |
| 5    | IO_L136P_Y       | AF4              |
| 5    | IO_L136N_Y       | AC5              |
|      |                  |                  |
| 6    | IO               | P3               |
| 6    | IO               | AA3              |
| 6    | IO               | AC1 <sup>1</sup> |
| 6    | IO               | P1 <sup>1</sup>  |
| 6    | IO               | R2 <sup>1</sup>  |
| 6    | IO               | T1 <sup>1</sup>  |
| 6    | IO               | V1 <sup>1</sup>  |
| 6    | IO               | W3               |
| 6    | IO               | Y2               |
| 6    | IO               | Y6               |
| 6    | IO_L137N_YY      | AA5              |
| 6    | IO_L137P_YY      | AC3              |
| 6    | IO_L138N_YY      | AC2              |
| 6    | IO_L138P_YY      | AB4              |
| 6    | IO_L139N_Y       | W6               |
| 6    | IO_L139P_Y       | AA4              |
| 6    | IO_VREF_L140N_Y  | AB3              |
| 6    | IO_L140P_Y       | Y5               |
| 6    | IO_L141N_Y       | AB2              |
| 6    | IO_L141P_Y       | V7               |
| 6    | IO_L142N_YY      | AB1              |

Table 20: FG676 — XCV400E, XCV600E

| Table 20. | ,<br>T           |                 |
|-----------|------------------|-----------------|
| Bank      | Pin Description  | Pin #           |
| 6         | IO_L142P_YY      | Y4              |
| 6         | IO_VREF_L143N_YY | V5              |
| 6         | IO_L143P_YY      | W5              |
| 6         | IO_L144N_YY      | AA1             |
| 6         | IO_L144P_YY      | V6              |
| 6         | IO_L145N_Y       | W4              |
| 6         | IO_L145P_Y       | Y3              |
| 6         | IO_VREF_L146N_Y  | Y1 <sup>2</sup> |
| 6         | IO_L146P_Y       | U7              |
| 6         | IO_L147N_YY      | W1              |
| 6         | IO_L147P_YY      | V4              |
| 6         | IO_L148N_YY      | W2              |
| 6         | IO_VREF_L148P_YY | U6              |
| 6         | IO_L149N_YY      | V3              |
| 6         | IO_L149P_YY      | T5              |
| 6         | IO_L150N_YY      | U5              |
| 6         | IO_L150P_YY      | U4              |
| 6         | IO_L151N_Y       | T7              |
| 6         | IO_L151P_Y       | U3              |
| 6         | IO_L152N_Y       | U2              |
| 6         | IO_L152P_Y       | T6              |
| 6         | IO_L153N_Y       | U1              |
| 6         | IO_L153P_Y       | T4              |
| 6         | IO_L154N_Y       | R7              |
| 6         | IO_L154P_Y       | Т3              |
| 6         | IO_VREF_L155N_YY | R4              |
| 6         | IO_L155P_YY      | R6              |
| 6         | IO_L156N_YY      | R3              |
| 6         | IO_L156P_YY      | R5              |
| 6         | IO_L157N_Y       | P8              |
| 6         | IO_L157P_Y       | P7              |
| 6         | IO_VREF_L158N_Y  | R1              |
| 6         | IO_L158P_Y       | P6              |
| 6         | IO_L159N_YY      | P5              |
| 6         | IO_L159P_YY      | P4              |
|           |                  |                 |
| 7         | Ю                | D1 <sup>1</sup> |



## FG680 Fine-Pitch Ball Grid Array Package

XCV600E, XCV1000E, XCV1600E, and XCV2000E devices in the FG680 fine-pitch Ball Grid Array package have footprint compatibility. Pins labeled I0\_VREF can be used as either in all parts unless device-dependent as indicated in the footnotes. If the pin is not used as  $V_{REF}$  it can be used as general I/O. Immediately following Table 22, see Table 23 for Differential Pair information.

Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description | Pin #            |
|------|-----------------|------------------|
| 0    | GCK3            | A20              |
| 0    | IO              | D35              |
| 0    | IO              | B36              |
| 0    | IO_L0N_Y        | C35              |
| 0    | IO_L0P_Y        | A36              |
| 0    | IO_VREF_L1N_Y   | D34 <sup>1</sup> |
| 0    | IO_L1P_Y        | B35              |
| 0    | IO_L2N_YY       | C34              |
| 0    | IO_L2P_YY       | A35              |
| 0    | IO_VREF_L3N_YY  | D33              |
| 0    | IO_L3P_YY       | B34              |
| 0    | IO_L4N          | C33              |
| 0    | IO_L4P          | A34              |
| 0    | IO_L5N_Y        | D32              |
| 0    | IO_L5P_Y        | B33              |
| 0    | IO_L6N_YY       | C32              |
| 0    | IO_L6P_YY       | D31              |
| 0    | IO_VREF_L7N_YY  | A33              |
| 0    | IO_L7P_YY       | C31              |
| 0    | IO_L8N_Y        | B32              |
| 0    | IO_L8P_Y        | B31              |
| 0    | IO_VREF_L9N_Y   | A32 <sup>3</sup> |
| 0    | IO_L9P_Y        | D30              |
| 0    | IO_L10N_YY      | A31              |
| 0    | IO_L10P_YY      | C30              |
| 0    | IO_VREF_L11N_YY | B30              |
| 0    | IO_L11P_YY      | D29              |
| 0    | IO_L12N_Y       | A30              |
| 0    | IO_L12P_Y       | C29              |

Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E

| Bank | Pin Description  | Pin #            |
|------|------------------|------------------|
| 0    | IO_L13N_Y        | A29              |
| 0    | IO_L13P_Y        | B29              |
| 0    | IO_VREF_L14N_YY  | B28              |
| 0    | IO_L14P_YY       | A28              |
| 0    | IO_L15N_YY       | C28              |
| 0    | IO_L15P_YY       | B27              |
| 0    | IO_L16N_Y        | D27              |
| 0    | IO_L16P_Y        | A27              |
| 0    | IO_L17N_Y        | C27              |
| 0    | IO_L17P_Y        | B26              |
| 0    | IO_L18N_YY       | D26              |
| 0    | IO_L18P_YY       | C26              |
| 0    | IO_VREF_L19N_YY  | A26 <sup>1</sup> |
| 0    | IO_L19P_YY       | D25              |
| 0    | IO_L20N_Y        | B25              |
| 0    | IO_L20P_Y        | C25              |
| 0    | IO_L21N_Y        | A25              |
| 0    | IO_L21P_Y        | D24              |
| 0    | IO_L22N_YY       | A24              |
| 0    | IO_L22P_YY       | B23              |
| 0    | IO_VREF_L23N_YY  | C24              |
| 0    | IO_L23P_YY       | A23              |
| 0    | IO_L24N_Y        | B24              |
| 0    | IO_L24P_Y        | B22              |
| 0    | IO_L25N_Y        | E23              |
| 0    | IO_L25P_Y        | A22              |
| 0    | IO_L26N_YY       | D23              |
| 0    | IO_L26P_YY       | B21              |
| 0    | IO_VREF_L27N_YY  | C23              |
| 0    | IO_L27P_YY       | A21              |
| 0    | IO_L28N_Y        | E22              |
| 0    | IO_L28P_Y        | B20              |
| 0    | IO_LVDS_DLL_L29N | C22              |
| 0    | IO_VREF          | D22 <sup>2</sup> |
|      |                  |                  |
| 1    | GCK2             | D21              |



#### **FG860 Differential Pin Pairs**

Virtex-E devices have differential pin pairs that can also provide other functions when not used as a differential pair. A  $\sqrt{}$  in the AO column indicates that the pin pair can be used as an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchronous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as a differential pair or differential clock.

*Table 25:* FG860 Differential Pin Pair Summary XCV1000E, XCV1600E, XCV2000E

|      |                           | Р         | N        |           | Other          |  |  |  |
|------|---------------------------|-----------|----------|-----------|----------------|--|--|--|
| Pair | Bank                      | Pin       | Pin      | AO        | Functions      |  |  |  |
|      | Global Differential Clock |           |          |           |                |  |  |  |
| 3    | 0                         | C22       | A22      | NA        | IO_DLL_L34N    |  |  |  |
| 2    | 1                         | B22       | D22      | NA        | IO_DLL_L34P    |  |  |  |
| 1    | 5                         | AY22      | AW21     | NA        | IO_DLL_L176N   |  |  |  |
| 0    | 4                         | BA22      | AW20     | NA        | IO_DLL_L176P   |  |  |  |
|      |                           |           | IO LVDS  | 3         |                |  |  |  |
| To   | tal Pairs                 | : 281, As | ynchrono | ous Out   | put Pairs: 111 |  |  |  |
| 0    | 0                         | D38       | A38      | 2         | -              |  |  |  |
| 1    | 0                         | E37       | B37      | 1         | -              |  |  |  |
| 2    | 0                         | C39       | A37      | 1         | VREF           |  |  |  |
| 3    | 0                         | C38       | B36      | 1         | -              |  |  |  |
| 4    | 0                         | B35       | A36      | $\sqrt{}$ | -              |  |  |  |
| 5    | 0                         | D37       | A35      | $\sqrt{}$ | VREF           |  |  |  |
| 6    | 0                         | A34       | C37      | 5         | -              |  |  |  |
| 7    | 0                         | B33       | E36      | 5         | -              |  |  |  |
| 8    | 0                         | C32       | A33      | $\sqrt{}$ | -              |  |  |  |
| 9    | 0                         | B32       | C36      | $\sqrt{}$ | VREF           |  |  |  |
| 10   | 0                         | D35       | A32      | 1         | -              |  |  |  |
| 11   | 0                         | C35       | C31      | 1         | VREF           |  |  |  |
| 12   | 0                         | A31       | E34      | $\sqrt{}$ | -              |  |  |  |
| 13   | 0                         | C30       | D34      | $\sqrt{}$ | VREF           |  |  |  |
| 14   | 0                         | E33       | B30      | 2         | -              |  |  |  |
| 15   | 0                         | D33       | A30      | 2         | -              |  |  |  |
| 16   | 0                         | B29       | C33      | <b>V</b>  | VREF           |  |  |  |
| 17   | 0                         | A29       | E32      | $\sqrt{}$ | -              |  |  |  |

*Table 25:* FG860 Differential Pin Pair Summary XCV1000E, XCV1600E, XCV2000E

|      |      | P   | N   |           | Other       |
|------|------|-----|-----|-----------|-------------|
| Pair | Bank | Pin | Pin | AO        | Functions   |
| 18   | 0    | C28 | D32 | 2         | -           |
| 19   | 0    | B28 | E31 | 1         | -           |
| 20   | 0    | A28 | D31 | 1         | -           |
| 21   | 0    | C27 | D30 | 5         | -           |
| 22   | 0    | B27 | E29 | V         | -           |
| 23   | 0    | A27 | D29 | V         | VREF        |
| 24   | 0    | D28 | C26 | 5         | -           |
| 25   | 0    | F27 | B26 | 5         | -           |
| 26   | 0    | C25 | E27 | √         | -           |
| 27   | 0    | B25 | D27 | √         | VREF        |
| 28   | 0    | D26 | A25 | 1         | -           |
| 29   | 0    | E25 | A24 | 1         | -           |
| 30   | 0    | B24 | D25 | √         | -           |
| 31   | 0    | A23 | E24 | √         | VREF        |
| 32   | 0    | E23 | C23 | 2         | -           |
| 33   | 0    | D23 | B23 | 2         | VREF        |
| 34   | 1    | D22 | A22 | NA        | IO_LVDS_DLL |
| 35   | 1    | B21 | D21 | 2         | VREF        |
| 36   | 1    | A21 | D20 | 2         | -           |
| 37   | 1    | D19 | C20 | √         | VREF        |
| 38   | 1    | E19 | B20 | √         | -           |
| 39   | 1    | A19 | D18 | 1         | -           |
| 40   | 1    | C19 | E18 | 1         | -           |
| 41   | 1    | E17 | B19 | √         | VREF        |
| 42   | 1    | D16 | A18 | $\sqrt{}$ | -           |
| 43   | 1    | B18 | E16 | 5         | -           |
| 44   | 1    | A17 | F16 | 5         | -           |
| 45   | 1    | E15 | C17 | √         | VREF        |
| 46   | 1    | D14 | B17 | √         |             |
| 47   | 1    | E14 | A16 | 5         |             |
| 48   | 1    | D13 | C16 | 1         | -           |
| 49   | 1    | D12 | B16 | 1         | -           |
| 50   | 1    | E12 | A15 | 2         | -           |
| 51   | 1    | C11 | C15 | √         | -           |



Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

| Table 26. | 5: FG900 — XCV600E, XCV1000E, XCV1600E |                  |  |  |  |
|-----------|--|------------------|--|--|--|
| Bank      | Pin Description                        | Pin #            |  |  |  |
| 6         | Ю                                      | AC5 <sup>4</sup> |  |  |  |
| 6         | IO                                     | AD1 <sup>4</sup> |  |  |  |
| 6         | IO                                     | AE5 <sup>5</sup> |  |  |  |
| 6         | IO_L212N_YY                            | AF3              |  |  |  |
| 6         | IO_L212P_YY                            | AC6              |  |  |  |
| 6         | IO_L213N                               | AH2 <sup>4</sup> |  |  |  |
| 6         | IO_L213P                               | AG2 <sup>3</sup> |  |  |  |
| 6         | IO_L214N                               | AB9              |  |  |  |
| 6         | IO_L214P                               | AE4              |  |  |  |
| 6         | IO_VREF_L215N_YY                       | AE3 <sup>1</sup> |  |  |  |
| 6         | IO_L215P_YY                            | AH1              |  |  |  |
| 6         | IO_L216N_Y                             | AB8 <sup>4</sup> |  |  |  |
| 6         | IO_L216P_Y                             | AD6 <sup>3</sup> |  |  |  |
| 6         | IO_L217N_YY                            | AG1              |  |  |  |
| 6         | IO_L217P_YY                            | AA10             |  |  |  |
| 6         | IO_VREF_L218N                          | AA9              |  |  |  |
| 6         | IO_L218P                               | AD4              |  |  |  |
| 6         | IO_L219N_YY                            | AD5              |  |  |  |
| 6         | IO_L219P_YY                            | AD2              |  |  |  |
| 6         | IO_L220N_YY                            | AD3              |  |  |  |
| 6         | IO_L220P_YY                            | AF2              |  |  |  |
| 6         | IO_L221N                               | AA8              |  |  |  |
| 6         | IO_L221P                               | AA7              |  |  |  |
| 6         | IO_VREF_L222N_YY                       | AF1              |  |  |  |
| 6         | IO_L222P_YY                            | Y9               |  |  |  |
| 6         | IO_L223N_YY                            | AB6              |  |  |  |
| 6         | IO_L223P_YY                            | AC4              |  |  |  |
| 6         | IO_L224N                               | AE1              |  |  |  |
| 6         | IO_L224P                               | W8               |  |  |  |
| 6         | IO_L225N_YY                            | Y8               |  |  |  |
| 6         | IO_L225P_YY                            | AB4              |  |  |  |
| 6         | IO_VREF_L226N_YY                       | AB3              |  |  |  |
| 6         | IO_L226P_YY                            | W9               |  |  |  |
| 6         | IO_L227N_YY                            | AA5 <sup>4</sup> |  |  |  |
| 6         | IO_L227P_YY                            | W10 <sup>3</sup> |  |  |  |
| 6         | IO_L228N_YY                            | AB1              |  |  |  |
| 6         | IO_L228P_YY                            | V10              |  |  |  |

Table 26: FG900 — XCV600E, XCV1000E, XCV1600E

| Table 20 | . 1 G900 — XCV000L, XCV1000L, X | - TOUGE          |  |
|----------|---------------------------------|------------------|--|
| Bank     | Pin Description                 | Pin #            |  |
| 6        | IO_L229N_YY                     | Y7 <sup>4</sup>  |  |
| 6        | IO_VREF_L229P_YY                | AC1              |  |
| 6        | IO_L230N                        | V11              |  |
| 6        | IO_L230P                        | AA3              |  |
| 6        | IO_L231N_YY                     | AA2 <sup>3</sup> |  |
| 6        | IO_L231P_YY                     | U10 <sup>4</sup> |  |
| 6        | IO_L232N                        | W7               |  |
| 6        | IO_L232P                        | AA6              |  |
| 6        | IO_L233N_YY                     | Y6               |  |
| 6        | IO_L233P_YY                     | Y4               |  |
| 6        | IO_L234N_Y                      | AA1 <sup>4</sup> |  |
| 6        | IO_L234P_Y                      | V7 <sup>4</sup>  |  |
| 6        | IO_L235N_YY                     | Y3               |  |
| 6        | IO_L235P_YY                     | Y2               |  |
| 6        | IO_VREF_L236N                   | Y5 <sup>1</sup>  |  |
| 6        | IO_L236P                        | W5               |  |
| 6        | IO_L237N_YY                     | W4               |  |
| 6        | IO_L237P_YY                     | W6               |  |
| 6        | IO_L238N_YY                     | V6               |  |
| 6        | IO_L238P_YY                     | W2               |  |
| 6        | IO_L239N                        | U9               |  |
| 6        | IO_L239P                        | V4               |  |
| 6        | IO_VREF_L240N_YY                | AB2              |  |
| 6        | IO_L240P_YY                     | T8               |  |
| 6        | IO_L241N_YY                     | U5               |  |
| 6        | IO_L241P_YY                     | W1               |  |
| 6        | IO_L242N                        | Y1               |  |
| 6        | IO_L242P                        | Т9               |  |
| 6        | IO_L243N_YY                     | T7               |  |
| 6        | IO_L243P_YY                     | U3               |  |
| 6        | IO_VREF_L244N_YY                | T5               |  |
| 6        | IO_L244P_YY                     | V2               |  |
| 6        | IO_L245N_YY                     | R9 <sup>4</sup>  |  |
| 6        | IO_L245P_YY                     | T6 <sup>3</sup>  |  |
| 6        | IO_VREF_L246N_YY                | T4 <sup>2</sup>  |  |
| 6        | IO_L246P_YY                     | U2               |  |
| 6        | IO_L247N                        | T1               |  |



*Table 29:* FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

Ρ Ν Other Bank Pin Pin AO Pair **Functions** 2600 2000 7 P2 311 R8 1000 3200 2600 312 7 N1 R9 2000 3200 2600 7 P4 313 R10 1600 1000 3200 2600 314 7 N2 P8 2000 1600 1000 3200 2600 7 **P7** P6 315 2000 1600 2600 2000 316 7 N4 М1 **VREF** 1000 3200 1600 7 317 N3 N6 1000 318 7 M2 P9 2600 1600 \_ 3200 2600 7 319 МЗ N7 1600 1000 7 P10 320 M4 2000 1000 \_ 3200 2600 7 321 N8 L1 2000 3200 2600 7 322 N9 L2 2000 1600 1000 2000 1600 323 7 K1 M7 **VREF** 1000 3200 1600 324 7 L4 M8 1000 3200 2600 325 7 L5 J1 2000 1600 1000 3200 2600 7 326 K3 J2 2000 1600 **VREF** 1000 3200 2600 7 327 J3 L7 1600 1000 3200 2600 7 328 H2 M9 1600 329 7 K6 J4 2600 1000 **VREF** 3200 2600 330 7 G2 L8 2000 1600 1000

*Table 29:* FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E

|      |      | Р   | N   |                                | Other     |
|------|------|-----|-----|--------------------------------|-----------|
| Pair | Bank | Pin | Pin | AO                             | Functions |
| 331  | 7    | K7  | Н3  | 2000 1600                      | -         |
| 332  | 7    | J5  | G3  | 3200 2600<br>2000 1600<br>1000 | VREF      |
| 333  | 7    | H5  | L9  | 2600 2000<br>1000              | -         |
| 334  | 7    | H4  | J6  | 3200 2600<br>2000              | -         |
| 335  | 7    | K8  | G4  | 3200 2600<br>1600 1000         | -         |
| 336  | 7    | F2  | J7  | 3200 2600<br>2000 1600<br>1000 | -         |
| 337  | 7    | L10 | F3  | 3200 2600<br>2000 1600         | -         |
| 338  | 7    | Н6  | E1  | 2600 2000<br>1000              | VREF      |
| 339  | 7    | E2  | G5  | 3200 2600<br>1600 1000         | -         |
| 340  | 7    | D1  | K9  | 2600 1600                      | -         |
| 341  | 7    | J8  | E3  | 3200 2600<br>1600 1000         | VREF      |
| 342  | 7    | D2  | E4  | 2600 2000<br>1000              | -         |
| 343  | 7    | D3  | F4  | 3200 2600<br>2000              | -         |